

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved Rising Edge of PWROK.	This signal has a weak internal pull-down. Note: This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap(Server Only) Rising edge of PWROK	Tying this strap low configures DMI for Sicompatible operation. This signal has a weak internal pull-up. NOTE: ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#/ SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low: the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN DOCK# functionality and determined by LAN controller
GNT[3:0]/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5
page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG11 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled(Note2) 1 = The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes 15->0, 14->1 ect.. 1 = Normal operation(Default): Lane Numbered in order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 01 = XOR mode Enabled 10 = ALL mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]: (3->0, 2->1, 1->2and0->3) DMI x2 mode[MCH -> ICH]: (3->0, 2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital display Port and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
LDDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIE disabled

NOTE:
1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

PCIE Routing


LANE1	BroadCom LAN
LANE2	MiniCard WLAN
LANE4	NewCard

History:

LAB: 2008/01/02

USB Table

USB	
Pair	Device
0	JACK0
1	NC
2	JACK2
3	NC
4	BLUETOOTH
5	JACK1
6	Fringer Print
7	Mini Card
8	CAMERA
9	NEW CARD
10	CARDREADER
11	NC




17,33,35,36,37,39,41	DCBOUT	DCBOUT
7,19,29,34,36,39,40	3D3V_AUX_S5	3D3V_AUX_S5
7,31,33,36,39	5V_AUX_S5	5V_AUX_S5
17,20,21,22,23,24,26,29,30,31,33,34,36,37,41	3D3V_S5	3D3V_S5
22,32,33,36,37,38,41	5V_S5	5V_S5
10,12,13,15,16,33,37,38,41	1D5V_S3	1D5V_S3
15,16,38	0D75V_S3	0D75V_S3
13,33,38	1D8V_S0	1D8V_S0
3,7,10,11,13,15,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,34,35,36,37,38,41	3D3V_S0	3D3V_S0
7,13,17,18,22,23,24,25,33,34,35,41	5V_S0	5V_S0
4,5,6,8,10,11,12,13,19,22,33,37	1D05V_S0	1D05V_S0
3,5,13,19,20,22,31,33	1D5V_S0	1D5V_S0

<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Reference		Rev
Size C	Document Number	LZ2
Date: Wednesday, April 16, 2008	Sheet 2 of 41	SB




Design Note:

1. All of Input pin didn't have internal pull up resistor.
2. Clock Request (CR) function can enable by registers.
3. CY28548 integrated serial resistor of differential clock, so put 0 ohm serial resistor in the schematic.

Cypress Setting

FS_C	FS_B	FS_A	CPU	
1	0	1	100M	FSC
0	0	1	133M	FSB
0	1	0	200M	FSA
0	1	1	166M	
0	0	0	266M	

default




27_SEL	PIN 20	PIN 21	PIN 24	PIN 25
0	DOT96T SRCT0	DOT96C SRCC0	SRCT1/LCDDT_100 27M_NSS	SRCT1/LCDDT_100 27M_SS
1				

8 H_A#[3..35] <<<

8 H_ADSTB#0 <<<
8 H_REQ#4..0 <<<



8 H_ADSTB# <<<
19 H_A20M# <<<
19 H_FERR# <<<
19 H_LCKNER# <<<
19 H_STPCLK# <<<
19 INTR <<<
19 NMI <<<
19 H_SMI# <<<













8 H_D#[63..0] <<<>>
8 H_DSTB#3..0 <<<>>
8 H_DSTB#3..0 <<<>>
8 H_DIN#3..0 <<<>>



Place each resistor within 0.5" of each pin






<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Penryn CPU(2/2)**

Size: A3	Document Number: LZ2	Rev: SB
Date: Wednesday, April 16, 2008		Sheet 5 of 41

www.kytluatvith.com



Layout notice :
Both H_THERMDA and THERMDC routing
10 mil trace width and 10 mil spacing



Layout notice :
Both H_THERMDA_1 and THERMDC_1 routing
10 mil trace width and 10 mil spacing

Layout notice : Both DN3 and DP3 routing
10 mil trace width and 10 mil spacing

Layout notice :
C809, C811, C812
close to chip side;

This cap should close to thermal diode.

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale




BOM1	
緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	Thermal/Fan Controller EMC2102
Size	Document Number
Custom	LZ2
Date: Wednesday, April 16, 2008	Sheet 7 of 41

- 4 H_A#[3..35] <<< >>>
- 4 H_D#[63..0] <<< >>>
- 4 H_DSTB#[3..0] <<< >>>
- 4 H_DSTBP#[3..0] <<< >>>
- 4 H_DINV#[3..0] <<< >>>
- 4 H_REQ#[4..0] <<< >>>
- 4 H_RS#[0..2] <<< >>>

U56A		1 OF 10	
H_D#0	F2	H_D#_0	H_A#_3
H_D#1	G8	H_D#_1	H_A#_4
H_D#2	F8	H_D#_2	H_A#_5
H_D#3	E6	H_D#_3	H_A#_6
H_D#4	G2	H_D#_4	H_A#_7
H_D#5	H6	H_D#_5	H_A#_8
H_D#6	H2	H_D#_6	H_A#_9
H_D#7	F6	H_D#_7	H_A#_10
H_D#8	D4	H_D#_8	H_A#_11
H_D#9	H8	H_D#_9	H_A#_12
H_D#10	M8	H_D#_10	H_A#_13
H_D#11	M11	H_D#_11	H_A#_14
H_D#12	J1	H_D#_12	H_A#_15
H_D#13	J2	H_D#_13	H_A#_16
H_D#14	N12	H_D#_14	H_A#_17
H_D#15	J6	H_D#_15	H_A#_18
H_D#16	P2	H_D#_16	H_A#_19
H_D#17	L2	H_D#_17	H_A#_20
H_D#18	R2	H_D#_18	H_A#_21
H_D#19	N9	H_D#_19	H_A#_22
H_D#20	L6	H_D#_20	H_A#_23
H_D#21	M5	H_D#_21	H_A#_24
H_D#22	J8	H_D#_22	H_A#_25
H_D#23	N2	H_D#_23	H_A#_26
H_D#24	R1	H_D#_24	H_A#_27
H_D#25	N5	H_D#_25	H_A#_28
H_D#26	N6	H_D#_26	H_A#_29
H_D#27	P13	H_D#_27	H_A#_30
H_D#28	N8	H_D#_28	H_A#_31
H_D#29	L7	H_D#_29	H_A#_32
H_D#30	N10	H_D#_30	H_A#_33
H_D#31	M3	H_D#_31	H_A#_34
H_D#32	Y3	H_D#_32	H_A#_35
H_D#33	AD14	H_D#_33	H_ADS#
H_D#34	Y6	H_D#_34	H_ADSTB#_0
H_D#35	Y10	H_D#_35	H_ADSTB#_1
H_D#36	Y12	H_D#_36	H_BNR#
H_D#37	Y14	H_D#_37	H_BPR#
H_D#38	Y7	H_D#_38	H_BREQ#
H_D#39	W2	H_D#_39	H_DEFER#
H_D#40	AA8	H_D#_40	H_DBSY#
H_D#41	Y9	H_D#_41	HPLL_CLK
H_D#42	AA13	H_D#_42	HPLL_CLK#
H_D#43	AA9	H_D#_43	H_DPWR#
H_D#44	AA11	H_D#_44	H_DRDY#
H_D#45	AD11	H_D#_45	H_HIT#
H_D#46	AD10	H_D#_46	H_HITM#
H_D#47	AD13	H_D#_47	H_LOCK#
H_D#48	AE12	H_D#_48	H_TRDY#
H_D#49	AE9	H_D#_49	H_DINV#_0
H_D#50	AA2	H_D#_50	H_DINV#_1
H_D#51	ADB	H_D#_51	H_DINV#_2
H_D#52	AA3	H_D#_52	H_DINV#_3
H_D#53	AD3	H_D#_53	H_DSTB#_0
H_D#54	AD7	H_D#_54	H_DSTB#_1
H_D#55	AE14	H_D#_55	H_DSTB#_2
H_D#56	AE3	H_D#_56	H_DSTB#_3
H_D#57	AC1	H_D#_57	H_DSTBP#_0
H_D#58	AE3	H_D#_58	H_DSTBP#_1
H_D#59	AC3	H_D#_59	H_DSTBP#_2
H_D#60	AE11	H_D#_60	H_DSTBP#_3
H_D#61	AE8	H_D#_61	H_REQ#_0
H_D#62	AG2	H_D#_62	H_REQ#_1
H_D#63	AD6	H_D#_63	H_REQ#_2
			H_REQ#_3
			H_REQ#_4
			H_RS#_0
			H_RS#_1
			H_RS#_2

HOST

H_RCOMP trace should be 10 mil wide / 20 mil spacing



Short both H_AVREF and H_DVREF pins below (G)MCH package and connect them to termination.

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Cantiga(1/7):HOST I/F**

Size: A3 Document Number: **LZ2** Rev: **SB**

Date: Wednesday, April 16, 2008 Sheet 8 of 41

15 M_A_DQ[63..0] <<>>
 15 M_A_DM[7..0] <<>>
 15 M_A_DQS[7..0] <<>>
 15 M_A_DQS#[7..0] <<>>
 15 M_A_A[14..0] <<>>

16 M_B_DQ[63..0] <<>>
 16 M_B_DM[7..0] <<>>
 16 M_B_DQS[7..0] <<>>
 16 M_B_DQS#[7..0] <<>>
 16 M_B_A[14..0] <<>>

U56D 4 OF 10

M_A_D00	AJ38	SA_D0_0
M_A_D01	AJ81	SA_D0_1
M_A_D02	AN38	SA_D0_2
M_A_D03	AM38	SA_D0_3
M_A_D04	AJ36	SA_D0_4
M_A_D05	AJ40	SA_D0_5
M_A_D06	AM44	SA_D0_6
M_A_D07	AM42	SA_D0_7
M_A_D08	AN43	SA_D0_8
M_A_D09	AN44	SA_D0_9
M_A_D10	AI40	SA_D0_10
M_A_D11	AT38	SA_D0_11
M_A_D12	AN41	SA_D0_12
M_A_D13	AN50	SA_D0_13
M_A_D14	AJ44	SA_D0_14
M_A_D15	AJ42	SA_D0_15
M_A_D16	AY44	SA_D0_16
M_A_D17	AY44	SA_D0_17
M_A_D18	BA44	SA_D0_18
M_A_D19	BD43	SA_D0_19
M_A_D20	AV41	SA_D0_20
M_A_D21	AV43	SA_D0_21
M_A_D22	BE41	SA_D0_22
M_A_D23	BC40	SA_D0_23
M_A_D24	AY37	SA_D0_24
M_A_D25	BD38	SA_D0_25
M_A_D26	AV37	SA_D0_26
M_A_D27	AT36	SA_D0_27
M_A_D28	AY38	SA_D0_28
M_A_D29	BB38	SA_D0_29
M_A_D30	AV36	SA_D0_30
M_A_D31	AV36	SA_D0_31
M_A_D32	BD13	SA_D0_32
M_A_D33	AI11	SA_D0_33
M_A_D34	BC11	SA_D0_34
M_A_D35	BA12	SA_D0_35
M_A_D36	AI13	SA_D0_36
M_A_D37	AV13	SA_D0_37
M_A_D38	BD12	SA_D0_38
M_A_D39	BC12	SA_D0_39
M_A_D40	BB9	SA_D0_40
M_A_D41	BA9	SA_D0_41
M_A_D42	AI10	SA_D0_42
M_A_D43	AV9	SA_D0_43
M_A_D44	BA11	SA_D0_44
M_A_D45	BD9	SA_D0_45
M_A_D46	AV8	SA_D0_46
M_A_D47	BA6	SA_D0_47
M_A_D48	AV5	SA_D0_48
M_A_D49	AV7	SA_D0_49
M_A_D50	AT9	SA_D0_50
M_A_D51	AN8	SA_D0_51
M_A_D52	AL6	SA_D0_52
M_A_D53	AT5	SA_D0_53
M_A_D54	AN10	SA_D0_54
M_A_D55	AM11	SA_D0_55
M_A_D56	AM5	SA_D0_56
M_A_D57	AJ8	SA_D0_57
M_A_D58	AJ8	SA_D0_58
M_A_D59	AJ8	SA_D0_59
M_A_D60	AM12	SA_D0_60
M_A_D61	AM13	SA_D0_61
M_A_D62	AJ11	SA_D0_62
M_A_D63	AJ12	SA_D0_63

4 OF 10

BD21	M_A_B0	15
BC18	M_A_B1	15
AT25	M_A_B2	15
BB20	DDR_A_RAS#	15
BD20	DDR_A_CAS#	15
AY20	DDR_A_WE#	15
AM37	M_A_DM0	
AT41	M_A_DM1	
AV41	M_A_DM2	
AJ39	M_A_DM3	
BB12	M_A_DM4	
AV6	M_A_DM5	
AT7	M_A_DM6	
AJ5	M_A_DM7	
AJ44	M_A_D0S0	
AT44	M_A_D0S1	
BA43	M_A_D0S2	
BC37	M_A_D0S3	
AJW2	M_A_D0S4	
BC8	M_A_D0S5	
AJ8	M_A_D0S6	
AM7	M_A_D0S7	
AJ43	M_A_D0S#0	
AT43	M_A_D0S#1	
BA44	M_A_D0S#2	
BD37	M_A_D0S#3	
AY12	M_A_D0S#4	
BD8	M_A_D0S#5	
AJ9	M_A_D0S#6	
AM8	M_A_D0S#7	
BA21	M_A_A0	
BC24	M_A_A1	
BD24	M_A_A2	
BE25	M_A_A3	
BA24	M_A_A4	
BD24	M_A_A5	
BE27	M_A_A7	
BE25	M_A_A8	
AW24	M_A_A9	
BC21	M_A_A10	
BC26	M_A_A11	
BH26	M_A_A12	
BH17	M_A_A13	
AY25	M_A_A14	

DDR SYSTEM MEMORY A

CANTIGA-GM-GP-U-NF

U56E 5 OF 10

M_B_D00	AK47	SB_DO_0
M_B_D01	AK46	SB_DO_1
M_B_D02	AP47	SB_DO_2
M_B_D03	AP46	SB_DO_3
M_B_D04	AK46	SB_DO_4
M_B_D05	AJ48	SB_DO_5
M_B_D06	AM48	SB_DO_6
M_B_D07	AP48	SB_DO_7
M_B_D08	AJ47	SB_DO_8
M_B_D09	AJ46	SB_DO_9
M_B_D010	BA48	SB_DO_10
M_B_D011	AY48	SB_DO_11
M_B_D012	AY47	SB_DM_0
M_B_D013	AT47	SB_DM_1
M_B_D014	BA47	SB_DM_2
M_B_D015	BC47	SB_DM_3
M_B_D016	BC46	SB_DM_4
M_B_D017	BC44	SB_DM_5
M_B_D018	BA43	SB_DM_6
M_B_D019	BF43	SB_DM_7
M_B_D020	BE45	SB_DM_8
M_B_D021	BC41	SB_DM_9
M_B_D022	BF40	SB_DM_10
M_B_D023	BF41	SB_DM_11
M_B_D024	BC38	SB_DM_12
M_B_D025	BF38	SB_DM_13
M_B_D026	BH35	SB_DM_14
M_B_D027	BH35	SB_DM_15
M_B_D028	BH40	SB_DM_16
M_B_D029	BG39	SB_DM_17
M_B_D030	BH34	SB_DM_18
M_B_D031	BH34	SB_DM_19
M_B_D032	BH14	SB_DM_20
M_B_D033	BQ12	SB_DM_21
M_B_D034	BH11	SB_DM_22
M_B_D035	BG8	SB_DM_23
M_B_D036	BH12	SB_DM_24
M_B_D037	BF11	SB_DM_25
M_B_D038	BE9	SB_DM_26
M_B_D039	BC9	SB_DM_27
M_B_D040	BC9	SB_DM_28
M_B_D041	BC9	SB_DM_29
M_B_D042	AV3	SB_DM_30
M_B_D043	AV1	SB_DM_31
M_B_D044	BE8	SB_DM_32
M_B_D045	BE5	SB_DM_33
M_B_D046	BA1	SB_DM_34
M_B_D047	BD3	SB_DM_35
M_B_D048	AV2	SB_DM_36
M_B_D049	AJ3	SB_DM_37
M_B_D050	AR3	SB_DM_38
M_B_D051	AN2	SB_DM_39
M_B_D052	AY2	SB_DM_40
M_B_D053	AV1	SB_DM_41
M_B_D054	AP3	SB_DM_42
M_B_D055	AR1	SB_DM_43
M_B_D056	AL1	SB_DM_44
M_B_D057	AL2	SB_DM_45
M_B_D058	AH1	SB_DM_46
M_B_D059	AH1	SB_DM_47
M_B_D060	AM2	SB_DM_48
M_B_D061	AM3	SB_DM_49
M_B_D062	AJ5	SB_DM_50
M_B_D063	AJ3	SB_DM_51

DDR SYSTEM MEMORY B

CANTIGA-GM-GP-U-NF

5 OF 10

BC16	M_B_B0	M_B_B0_16
SB_BS_0	M_B_B1	M_B_B1_16
SB_BS_1	BB33	M_B_B2_16
SB_BS_2		M_B_B3_16
SB_DO_3		
SB_DO_4		
SB_DO_5		
SB_DO_6		
SB_DO_7		
SB_DO_8		
SB_DO_9		
SB_DO_10		
SB_DO_11		
SB_DM_0	AM47	M_B_DM0
SB_DM_1	AT47	M_B_DM1
SB_DM_2	BD40	M_B_DM2
SB_DM_3	BC35	M_B_DM3
SB_DM_4	BB11	M_B_DM4
SB_DM_5	BA3	M_B_DM5
SB_DM_6	AB1	M_B_DM6
SB_DM_7	AK2	M_B_DM7
SB_DM_8		
SB_DM_9		
SB_DM_10	AL47	M_B_D0S0
SB_D0S_1	AV46	M_B_D0S1
SB_D0S_2	BG41	M_B_D0S2
SB_D0S_3	BC37	M_B_D0S3
SB_D0S_4	BH2	M_B_D0S4
SB_D0S_5	BB2	M_B_D0S5
SB_D0S_6	AJ1	M_B_D0S6
SB_D0S_7	AN6	M_B_D0S7
SB_D0S_8	AL46	M_B_D0S#0
SB_D0S_9	AJ47	M_B_D0S#1
SB_D0S_10	BH41	M_B_D0S#2
SB_D0S_11	BH37	M_B_D0S#3
SB_D0S_12	BQ9	M_B_D0S#4
SB_D0S_13	BC2	M_B_D0S#5
SB_D0S_14	AT2	M_B_D0S#6
SB_D0S_15	AN5	M_B_D0S#7
SB_MA_0	AV17	M_B_A0
SB_MA_1	BA25	M_B_A1
SB_MA_2	BC25	M_B_A2
SB_MA_3	AV25	M_B_A3
SB_MA_4	AV25	M_B_A4
SB_MA_5	BB28	M_B_A5
SB_MA_6	AJ28	M_B_A6
SB_MA_7	AV26	M_B_A7
SB_MA_8	AT33	M_B_A8
SB_MA_9	BD33	M_B_A9
SB_MA_10	BB16	M_B_A10
SB_MA_11	AW33	M_B_A11
SB_MA_12	AY33	M_B_A12
SB_MA_13	BH15	M_B_A13
SB_MA_14	AJ33	M_B_A14





<Variant Name>


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Cantiga(2/7):DDR3			
Size C	Document Number	LZ2	Rev SB
Date:	Wednesday, April 16, 2008	Sheet	9 of 41

ME DEBUG PORT PIN OUT TABLE

RESERVED#AL34	ME_JTAG_TCK
RESERVED#AK34	ME_JTAG_TDI
RESERVED#AN35	ME_JTAG_TDO
RESERVED#AM35	ME_JTAG_TMS


CFG5 : DMIx2
 CFG6 : iTPM
 CFG7 : ME Crypto
 CFG9: PCIE STD& REV
 CFG16 : FSB Dynamic ODT
 CFG19 : DMI Lane reversal
 CFG20 : DP concurrent
 CFG[17:3]:internal pullup
 CFG[20:18]:internal pulldown







PCI-EXPRESS GRAPHICS

www.kyocera-atvihin.com





www.kythus.tvinh.com


<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Cantiga(8/7):GND**

Size: A3	Document Number: LZ2	Rev: SB
Date: Wednesday, April 09, 2008		Sheet 14 of 41

9 M_B_A[14..0] <<>>
 9 M_B_DQS[7..0] <<>>
 9 M_B_DQ[63..0] <<>>
 9 M_B_DQS[7..0] <<>>




ADD FOR 1D5V_S3




Layout Note:
 Place these resistors
 closely DN2, all
 trace length Max=1.5"



Place caps close to pin1 as possible



LCD/INVERTER CONN









M/B LED




BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		LCD CONN & CAMERA & DIG-MIC	
Size	Document Number	LZ2	Rev SB
Date: Wednesday, April 16, 2008	Sheet 17	of	41



www.kythuatvietnam.com

MAIN SOURCE:20.F0411.003
SECOND SOURCE:20.D0246.103




Changed

GLAN_COMP place within 500 mil of ICH9M

Layout note: Thrmtrip serial resistor needs to be placed within 2" of ICH9, it must be placed within 2" of R373 w/o stub

Place within 500 mils of ICH9 ball



integrated VccSusi_05,VccSusi_5,VccCl1_5		
INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCl1_05		
LAN100_SLP	High=Enable	Low=Disable

<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (1 of 4)**


Size: Document Number: **LZ2** Rev: **SB**

Date: Wednesday, April 16, 2008 Sheet 19 of 41



3D3V_S0



2 OF 6



Interrupt I/F




BOOT BIOS Strap

PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	PCI
1	1	IPC(Default)

A16 swap override strap

PCI_GNT#3	low = A16 swap override enable	high = default
1	low	high


LAN



MINI I/O



NEW COARD

4 OF 6




- USB JACK0
- USB JACK2
- BLUE TOOTH
- USB JACK1
- FINGER PRINT
- MINI CARD
- CAMERA
- NEWCARD
- CARDREADER

3D3V_S5



Wistron Corporation
 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichin,
 Taipei Hsin 221, Taiwan, R.O.C.

File: ICH9-M (1 of 4)		
Size	Document Number	Rev
	LZ2	SB
Date: Wednesday, April 16, 2008	Sheet 20 of 41	



The signal is required to be low for desktop applications and required to be high for mobile applications. GPIO49 internal is pulled up with 20K

No Reboot Strap
 SPKR LOW = Default
 High=No Reboot

The Management Engine Firmware uses the CLGPIO5 pin on the ICH9M to indicate Physical Presence to the platform when pulled high.

Platforms that use the VRMPWRGD signal to start the clock chip PLLs assume that it asserts milliseconds before PWROK in order to provide valid clocks in time for the PWROK rising.

<Variant Name>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **ICH9-M (2 of 4)**

Size: Document Number: **LZ2** Rev: SB


Date: Wednesday, April 16, 2008 Sheet 21 of 41

VccRTC=6uA in G3



Vcc1_5_B=646mA

*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail



V5REF=2mA

VccSATAPLL=47mA

V5REF_Sus=2mA

Vcc1_5_A=1.342A

USBPLL=11mA


VccLAN3_3=19mA

VccLAN3_3=19mA

VccGLAN1_5=80mA

VccGLANPLL=23mA

VccGLAN3_3=1mA



Vcc1_05=1.634A

Layout Note: Place near ICH9M

VccDMIPLL=23mA

VccDMI=48mA

V_CPU_IO=2mA

VCC3_3=308mA

VccHDA=11mA

VccSusHDA=11mA

VccSus3_3=212mA

VccCL3_3=19mA


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **ICH9-M (3 of 4)**


Size	Document Number	Rev
	LZ2	SB

Date: Tuesday, April 15, 2008 Sheet 22 of 41


SATA HD Connector






ODD Connector




BT CONNECTOR




GOLDEN FINGER FOR DEBUG BOARD




WIRELESS SWITCH



MDC CONN






緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

LAN BCM5906M

Title	LAN BCM5906M	
Size	Document Number	Rev
A3	LZ2	SB
Date: Wednesday, April 16, 2008	Sheet 26	of 41

1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.


10/100M Lan Transformer




www.kythuatvitiuh.com

<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
LAN connector/NEW CARD/SIM			
Size	Document Number	Rev	
A3	LZ2	SB	
Date: Wednesday, April 16, 2008		Sheet	41



CONFIG_ID	PIN	0	1
001	GPIO72	DDR2	DDR3
002	GPIO71	UMA	DIS
003	GPIO70	LZ2	
004	GPIO50	Z.Y.	X.R




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: KBC WPC8765L

Size: A3 Document Number: LZ2 Rev: SB

Date: Wednesday, April 16, 2008 Sheet: 29 of 41



Primary : STMicro LIS244AL
 2nd: ADI ADXL322

Width = 6 mil & Spacing = 10 mil
 for three Output traces

	ADXL322 LIS244AL	No Accel
R545	NO_ASM	ASM
R547	ASM	ASM
All other	ASM	NO_ASM


Layout Comment :

- (1) Place C148, C149, Q18, R116, R121, C126, C130, R107, R106 close to U18.
- (2) Avoid routing under DCDC switching area.

BOM1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GSENSOR			
Size	Document Number		Rev
	LZ2		SB
Date: Wednesday, April 16, 2008	Sheet	30	of 41

Mini PCI-E Connector




www.kyathuatvith.com

Place them Near to Chip

Place them Near to Connector

.N.E.W.C.A.R.D. C.O.N.N.





Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

MINI CARD & NEWCARD

Size A3 | Document Number L22 | Rev SB






Date: Wednesday, April 16, 2008 | Sheet 31 of 41

USB * 3 PORT






www.kythuatvitinh.com

Finger Print






BOM1

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
USB CONN/FINGER PRINT	
Size P	Document Number
LZ2	
Date: Wednesday, April 16, 2008	Sheet 32 of 41
Rev	SB



Run Power



BOM1


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PWRPLANE&RESET LOGIC**


Size: Document Number **LZ2** Rev: SB

Date: Wednesday, April 16, 2008 Sheet 33 of 41


SPI Flash




Lid Switch




Keyboard Connector




Launch Board




AV Panel



TouchPad Connector





	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
	N/A	N/A	CURRENT MODE	D-Cap MODE
	380k/CH1 590k/CH2	280k/CH1 430k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
	N/A	not use	ADJ.	5V Fixed Output
	N/A	not use	ADJ.	3.3V Fixed Output
	switcher OFF	not use	Switchchr ON	Switcher ON
	LDO OFF	not use	LDO ON	VREG3 on

For TPS51120,
Vout=5V

- If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
- If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
- If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

Vout=3.3V

- If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
- If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
- If you use a 2.5uH inductor, the minimum ESR is 27m ohm.


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51120 5V/3D3V**

Size A3 Document Number **LZ2** Rev **SB**

Date: Wednesday, April 16, 2008 Sheet 36 of 41



	GND	OPEN	V5FILT
TONSEL	230k/CH1 283k/CH2	283k/CH1 346k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1 + R2) / R2$
 $V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$
 $I_{ocp} = (V_{trip} / R_{dson}) + ((1 / (2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51124 1D8V 1D05V**

Size A3 Document Number **LZ2** Rev **SB**


Date: Wednesday, April 16, 2008 Sheet 37 of 41

www.kythuatchinh.com

0D75V
Iomax=1A



1D8V
Iomax=1A




$Rh/Rl = (Vout / 0.8) - 1$

<Core Design>

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title			
LDO 0D9V / 1D5V_S0			
Size	Document Number	Rev	
A3	LZ2	SB	
Date: Wednesday, April 16, 2008		Sheet 38	of 41


CHARGER



BOM1


Wistron Corporation 21F, 88, Sec. 1, Hsin Tai WJ Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title	Charger BQ24740		
Size	Document Number	LZ2	Rev SB
Date:	Wednesday, April 16, 2008	Sheet 39	of 41

Adaptor in to generate DCBATOUT



www.kythuatvithinh.com

BATTERY CONNECTOR




41 BATA_SDA_1
41 BATA_SCL_1
41 BT_TEMP

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PTH FOR SCREW HOLES
Size	Document Number	Rev	
A3		LZ2	SB
Date: Wednesday, April 16, 2008	Sheet	40	of 41

AV Panel



BT CONNECTOR



SATA CONN




TouchPad Connector



WIRELESS SWITCH



HEADPHONE CONN



ODD CONN



MIC CONN




FAN CONN



SPEAKER CONN




Launch Board




ADT BOARD CONN




MODEM CABLE CONN





Finger Print CONN







BATTERY CONN



USB BOARD CONN



FOR EMI Solution



BOM1		
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.		
Title	TTEST_PAD	
Size C	Document Number	Rev
	LZ2	SB
Date:	Wednesday, April 16, 2008	Sheet 41 of 41