



POWER	
Discharge	PG 38
RUN POWER SW 3VSUS, 5VSUS, 3V_S5, 5V_S5 +3V, +5V	PG 38
AC/BATT CONNECTOR	PG 42
BATT CHARGER	PG 39
REGULATOR (DDR3) 1.5VSUS, 0.75VMDDR_VTERM,1.5V 1.5V_GPU,1.5V_CPU	PG 40
REGULATOR +1.05V_VTT,+1.8V	PG 41
DC/DC 3VPCU, 5VPCU, +15V	PG 42
CPU Core	PG 43
VGA Core Discrete 1.8V_GPU, 1V_GFX_PCIE	PG 44
VGA Core UMA	PG 45

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)



Main Power Rails






POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+0.75V_DDR_VTT	+0.75V	DDR3 reference voltage	RUN_ON	
+0.85V	+0.9V	Intel new power rail	1.05V_VTT_PWRGD	
+1.05V_LAN_M	+1.05V	LAN M power for iAMT	SLP_LAN#	
+1.05V_M	+1.05V	ME power for iAMT	SLP_A#	
+1.05V_PCH	+1.05V	PCH core power	RUN_ON	
+1.05V_SUS	+1.05V	USB3.0 chip power	SUSD	
+1.05V_VTT	+1.05V	CPU core logic power	RUN_ON	
+1.5V	+1.5V	I/O module power	RUN_ON	
+1.5V_CPU	+1.5V	CPU DDR3 controller power	RUN_ON_D	
+1.5V_GPU	+1.5V	GPU DDR3 controller power	PG_1.5V_EN	
+1.5V_SUS	+1.5V	DDR3 SODIMM power	SUS_ON	
+1.8V	+1.8V	CPU/PCH/LVDS power	RUN_ON	
+1.8_GPU	+1.8V	GPU power	+1.5V_GPU	
+1V_GPU	+1V	GPU PCIE VDDC power	PG_1V_EN	
+3V	+3.3V	I/O power	RUN_ON	
+3V_GPU	+3.3V	GPU power	DGPU_PWR_EN#	
+3V_M	+3.3V	PCH/SPI power for iAMT	SLP_A#	
+3V_S5	+3.3V	3V power sequence	S5_ON	
+3V_SUS	+3.3V	USB3.0 chip power	SUSD	
+3VPCU	+3.3V	Always power	SYS_SHDN#	
+5V	+5V	I/O power	RUN_ON	
+5V_S5	+5V	5V power sequence	S5_ON	
+5V_SUS	+5V	USB2.0 power	SUSD	
+5VPCU	+5V	Always power	SYS_SHDN#	
+15V_ALW	+15V	Power sequence		
+SMDDR_VREF	+0.75V	DDR3 reference power	RUN_ON	
+VCC_CORE	+1.1V	CPU Core power	VRON	
+VCC_GFX	+1.52V	Internal GPU Core power	VRON	
+VGPU_CORE	+1V	GPU Core power	DGPU_VRON	
+VGPU_IO	+1V	GPU I/O controller power	PG_GPUIO_EN	
+VIN	+19V	AC power input		







# Sandy Bridge Processor (DMI, PEG, FDI)

# Sandy Bridge Processor (CLK, MISC, JTAG)





# Sandy Bridge Processor (DDR3)




Sandy Bridge Processor (POWER)

Sandy Bridge Processor (GRAPHIC POWER)


CPU Core Power  
SNB 45W:55A  
22uF x 32  
22uF x 3 (Non-stuff)



POWER




CPU VTT  
SNB 45W:8.5A  
22uF x 10  
22uF x 6 (Non-stuff)




22uF (Reserved)





CPU VCCPL  
SNB 45W:3A  
330uF/7mohm x 1  
10uF x 1  
1uF x 2




CPU VGT  
SNB 45W:12A  
22uF x 4 (Reserved)



POWER





CPU MCH  
SNB 45W: 5A  
330uF/6mohm x 1  
10uF x 6



CPU SA  
SNB 45W: 6A  
330uF/7mohm x 1  
10uF x 3





Table with 2 columns: DIS, SW. Values: 0 ohm, NA.



# Sandy Bridge Processor (GND)


# Sandy Bridge Processor (RESERVED, CFG)



## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP Leave NC for disable	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



### CFG[6:5] (PCIe Port Bifurcation Straps)






- 11: (Default) x16 - Device 1 functions 1 and 2 disabled
- 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled
- 01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
- 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

**PROJECT : KL2D**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>Sandy Bridge 4/4</b>	1A
Date:	Thursday, September 30, 2010	Sheet 7 of 48

Cougar Point (LVDS,DDI)

Cougar Point (DMI,FDI,PM)









Deep sleep option	Support	Not support
SUS_PWR_ACK	To PCH SUSACK# (Pop R597)	EC or NC (Non-pop R597)
DPWROK	DSW_PWRGD (Pop Q54, R663, Q55, R677)	RSMRST (Pop R639)
SLP_SUS	EC	NC

**PROJECT : KL2D**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	Cougar Point 1/6	1A
Date:	Thursday, September 30, 2010	Sheet 6 of 48



















PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWR0K	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V <sub>0</sub> - R307 - 1KJ_4 - SPKR									
GNT3# / GPIO55	Top-Block Swap Override	PWR0K	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R608 - 1KJ_4 - PCI_GNT3#									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC - R592 - 330KJ_4 - PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWR0K	<table border="1"> <tr> <th>GNT1#</th> <th>GNT0#</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>1</td> <td>SPI *</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS] R609 - 1KJ_4 - BBS_BIT1 R565 - 1KJ_4 - BBS_BIT0
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWR0K		+3V_S5 - R590 - 1KJ_4 - ACZ_SDOUT_R									
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	+3V_S5 - R590 - 1KJ_4 - ACZ_SDOUT_R									
DF_TVS	DMI/FDI Termination voltage	PWR0K	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R536 - 2.2KJ_4 - DF_TVS R538 - 1KJ_4 - H_SNB_IVB#									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R636 - 1KJ_4 - PLL_ODVR_EN									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_S5 - R374 - 1KJ_4 - ACZ_SYNC_R									
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	iTPM function Disable	APWR0K	0 = Default (weak pull-down 20K) 1 = Enable	+3V <sub>0</sub> - R282 - 1KJ_4 - PCH_SPI_SI									
NV_ALE	Intel Anti-Theft HDD protection	PWR0K	0 = Disable (Internal pull-down 20kohm)										


Cougar Point-M (PCI,USB,NVRAM)










## Cougar Point (GPIO,VSS\_NCTF,RSVD)



### GPIO Pull-up/Pull-down(CLG)



Model	BOARD_ID2	BOARD_ID1	BOARD_ID0
Reserve	0	0	0
UMA	0	0	1
Muxless	0	1	0
Discrete	0	1	1
Reserve	1	0	0
Reserve	1	0	1
Reserve	1	1	0




**PROJECT : KL2D**  
**Quanta Computer Inc.**


Size: Document Number: **Cougar Point 4/6** Rev 1A

Date: Thursday, September 30, 2010 Sheet 11 of 48

COUGAR POINT (POWER)





Cougar Point-M (POWER)





VCCVRM: 1.8V (Desktop) 0.20 dsl for Pre-ES1  
1.5V (Mobile)

IBEX PEAK-M (GND)




**PROJECT : KL2D**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>Cougar Point 6/6</b>	1A
Date:	Thursday, September 30, 2010	Sheet 13 of 48






	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 4H type:DDR-C-2013289-204p		

02/23 Remove 0ohm to GND




Rev. B Remove M2 schematic






02/23 Remove 0ohm to GND

Rev. B Remove M2 schematic



VREF DQ1 M1 Solution




	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 8H type:DDR-C-2013310-204p-1		

PROJECT : KL2D  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>DDR3 SO-DIMM-1</b>	1A
Date:	Thursday, September 30, 2010	Sheet 15 of 48

PCI EXPRESS INTERFACE




Seymour/Whistler:SWAPLOCKA  
Madison/Capilano :NC

Capilano Pro/Robson\_M2




Memory Straps	H5TQ1G63BFR-12C	RAM TYPE_CFG3	RAM TYPE_CFG2	RAM TYPE_CFG1	RAM TYPE_CFG0
800 MHz 1GB(64M*16) Hynix_Orion_die		0	0	0	0
800 MHz 1GB(64M*16) Samsung_E die	K4W1G1646E-HC12	0	0	0	1
		0	0	1	0
		0	1	0	0
		0	1	0	1

Note : Required Frequency = 800 MHz




VRAM TYPE





APERTURE SIZE

MEMORY APERTURE SIZE SELECT				
MEMORY SIZE	CFG2 GPIO13	CFG1 GPIO12	CFG0 GPIO11	
128MB	0	0	0	
256MB	0	0	1	
64MB	0	1	0	

C.F modify 07.21




Access to SCL and SDA is mandatory on BAC design for debug purposes.





- GPU Power-on sequence**
- 1 => +VGPU\_CORE
  - 2 => +VGPU\_IO
  - 3 => +1V
  - 4 => +1.5V\_GPU
  - 5 => +3V\_D
  - 6 => +1.8V\_GPU
  - 7 => dGPU\_PWROK

Power PWM config








Generic/G is NC on PARK

PLAVEF VREFG DIVIDER AND CAP CLOSE TO ASIC




Use 27MHz Crystal for A test Danny0518

Caplano ProRobson\_M2




!!! NC when M92-M2/PARK

CONFIGURATION STRAPS				
STRAPS	PIN	DESCRIPTION	SET	
TX_PWRS_ENB	GPIO0	PCIe FULL TX OUTPUT SWING 0 = 50% Tx output swing 1 = Full Tx output swing	1	
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0 = Disable ; 1 = Enable	1	
BIF_GEN2_EN_A	GPIO2	0 = Advertises the PCIe device as 2.5 GT/s capable at power-on. 1 = Advertises the PCIe device as 5.0 GT/s capable at power-on.	0	
GPIO_5_AC_BATT	GPIO5	1 = AC (Performance mode) 0 = Battery saving mode	1	
VGA_DIS	GPIO9	0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0	
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0 = Disable ; 1 = Enable	0	
AUD[1] AUD[0]	VGAHSYNC VGA_VSYNC	AUD[1:0]: 00 = No audio function; 01 = Audio for DisplayPort only; 10 = Audio for DisplayPort and HDMI if dongle is detected; 11 = Audio for both DisplayPort and HDMI.	11	
VIP_DEVICE_STRAP_EN	BIOS_ROM_EN	VIP Device Strap Enable 0 = Disable ; 1 = Enable	0	




Layout Note: Place 150 ohm termination resistors close to ATI CHIP.






+1V\_GFX\_PCIE  
+1.8V\_GPU


!!!  
For M96/92, DPx\_VDD10 = 1.1V  
For M97 DPx\_VDD10 = 1.0V





**MEMORY INTERFACE A**

**MEMORY INTERFACE B**




**DDR3/GDDR3 Memory Stuff Option**

	GDDR3	DDR3
MVDDQ	1.8V	1.5V
Ra	40.2R	100R
Rb	100R	100R










MVREF=VDDR1\*0.7 for DDR3. Martin.

**THERMAL MONITOR**




**PROJECT : KL2D**  
**Quanta Computer Inc.**

Size	Document Number	Rev
Custom	Madison_MEMORY/THERM	1A
Date:	Thursday, September 30, 2010	Sheet 20 of 48












Remove MUX

CRT




Create new page for HDMI function...By Danny 0510



+5V  
+3V  
+3.3V\_DELAY

PROJECT : KL2D  
Quanta Computer Inc.

Size: Custom  
Document Number: Madison\_LVDS/HDMI/CRT switchable  
Date: Thursday, September 30, 2010  
Sheet: 23 of 48  
Rev: 1A



**EQUALIZATION SETTING**



PC1:PC0=0:0 8dB  
 PC1:PC0=0:1 4dB Recommended  
 PC1:PC0=1:0 12dB  
 PC1:PC0=1:1 0dB

**PS8101 Pin34/35 is NC**



SCLZ/SDAZ Low-level input/output Voltage  
 CFG1:CFG0=0:0 VIL:-0.4V VOL:0.6V (Default)  
 CGF1:CGF0=0:1 VIL:-0.36V VOL:0.55V  
 CGF1:CGF0=1:0 VIL:-0.44V VOL:0.65V  
 CGF1:CGF0=1:1 VIL:-0.36V VOL:0.6V

For EMI request


For Intel PCH request =>2.2K  
 ATI=>4.7K



**DIS/SG HDMI**



**EMI reserve for HDMI**





**UMA Only HDMI**





Co-lay with TOP/BOT placement.  
 No any trace length allow.






Layout Note:  
Setting R,G,B trace  
impedance to 50 ohm.




LCDVCC




back light








Transformer




RJ45 Connector




# CODEC(ADO)




# Speaker Amplifier(AMP)




# Codec Power(ADO)




# Earphone(AMP)




# HDA Power(ADO)




# System MIC(AMP)




# Speaker(AMP)




# PC BEEP





SATA HDD Connector.




SATA ODD Connector.




USB + E-SATA



E-SATA RE-DRIVER







EN	B0	B1	FUNCTION
0	X	X	Standby
1	0	0	Standard SATA Output
1	1	0	Ch 0 Boost Output
1	0	1	Ch 1 Boost Output
1	1	1	Ch 0,1 Boost Output





# USBX3

+5V\_S5  
+3V  
+15V

# 29




# BLUETOOTH





**PROJECT : KL2D**  
**Quanta Computer Inc.**

Size	Document Number	Rev
Custom	USB X3/BT	1A
Date: Thursday, September 30, 2010		Sheet 30 of 48






### 7 IN 1 CARD READER




Rev. B

### Memory Card Power Supply




Rev. B


MiniCard WLA connector



MiniCard WWAN/SATA SSD connector




SIM Card CONN






+3V  
+5V

# FAN CONTROL






**PROJECT : KL2D**  
**Quanta Computer Inc.**

Size Custom	Document Number FAN /THERMAL	Rev 1A
Date: Thursday, September 30, 2010	Sheet 33 of 48	




# KEYBOARD



For EMI request

# Touch pad



















09/07 ESD request  
CYAVLC18B02 for C355, C356

Rev. B


# Backlight Keyboard Con.

Remove KB LED Schematic  
Danny0513






Check Part number!!!










+3V, +5V





3V\_S5, 5V\_S5



3VSUS, 5VSUS







**+0.75V\_DDR\_VTT**  
TDC : 2A



**+1.5V\_SUS**  
Fs=400K  
TDC :22A(I<sub>max</sub>)  
OCP : 26.5A

Place these CAPs close to FETs


C-TEST

C-TEST

**2.15A**








PROJECT KL3 NOTE Calpella DIS

**Quanta Computer Inc.**

Size Custom	Document Number	1.1V_VTT(RT8204)	Rev 1A
Date:	Thursday, September 30, 2010	Sheet 41 of 48	



5VPCU  
 Fs=400K  
 TDC : 15A(Imax)  
 OCP : 20A



3VPCU  
 Fs=500K  
 TDC : 8.3A(Imax)  
 OCP : 10A


PROJECT KL3 NOTE Calpella DIS

**Quanta Computer Inc.**

Size	Document Number	3V5V (MAX17020ETJ+)	Rev
Custom			1A
Date:	Thursday, September 30, 2010	Sheet	42 of 48








+VCC\_GFX\_CORE  
Fs=300K  
TDC : 33A(I<sub>max</sub>)  
OCP : 40A

7.5 A

C-TEST


1 Volt +/- 5%  
Countinue current:2A  
Peak current:3A

MAX : 2A








# MiniCard TV connector








## Express Card

+1.5V\_CARD Max. 650mA, Average 500mA.  
 +3.3V\_CARD Max. 1300mA, Average 1000mA.



PCI-Express TX and RX direct to connector.  
 JAE PX10FS16PH-26P





**PROJECT KL3 NOTE Calpella DIS**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>Express Card</b>	Rev 1A
Date: Thursday, September 30, 2010	Sheet 48 of 48	