

Compal Confidential

ZIVY2/ZIVY3 M/B Schematics Document

Intel Shark Bay + N15P-GX
(Crescent Bay + N15P-GX)


LA-B111P

2014-02-25

REV: 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	
				LA-B111P	
				Date	Rev
				Tuesday, February 25, 2014	1.0
				Sheet	1 of 59

Shark Bay/Crescent Bay



PCB P/N For Load BOM
V1.0

Security Classification	Compal Secret Data		Title	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-B111P
Date: Tuesday, February 25, 2014				Rev 1.0
Sheet 2 of 59				

Voltage Rails

(O MEANS ON X MEANS OFF)

power plane / State	B+	+5VALW +3VALW +12VS_PANEL	+3V_PCH	+1.35V	+5VS +3VS +1.5VS +1.05VS +VCC_CORE +0.675VS +12VS
S0	O	O	O	O	O
S3	O	O	O	O	X
DeepS3	O	O	X	O	X
S5 S4/AC	O	O	X	X	X
S5 S4/ Battery only	O	X	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X	X

USB Port Table

	USB 2.0 Port	USB 3.0 Port	5 External USB Port
EHCI1	UHCI0	0	Left USB3.0
		1	Left USB3.0
	UHCI1	2	
		3	
	UHCI2	4	Right USB2.0
		5	
	UHCI3	6	
EHCI2	UHCI4	7	
		8	Touch screen
		9	Camera
	UHCI5	10	WLAN
		11	
	UHCI6	12	
		13	

BOM Structure Table

BTO Item	BOM Structure
45 LEVEL	45@
Connector	CONN@
KB ZIVY2 (15")	KB15@
KB ZIVY3 (17")	KB17@
ZIVY2 (15")	15@
ZIVY3 (17")	17@
Subwoofer	WF@
DIS SKU	DIS@
Nvidia GC6 state	SW@
Haswell	HW@
Broadwell	BW@
Deep S3	DS3@
NO Deep S3	NODS3@
Green clk support	GCLK@
No Green clk support	NOGCLK@
Unpop	CMOS@/NCMOS@
Unpop	@
EMI Pop	EMI@
EMI unpop	@EMI@
ESD Pop	ESD@
ESD unpop	@ESD@
SATA re-driver	TI@/Parade@

Board ID Table for AD channel

Vcc	3.3V			
Ra / Rc	100K +/- 1%			
Board ID	Rb / Rd	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	12K +/- 1%	0.347 V	0.354 V	0.360 V
2	15K +/- 1%	0.423 V	0.430 V	0.438 V
3	20K +/- 1%	0.541 V	0.550 V	0.559 V
4	27K +/- 1%	0.691 V	0.702 V	0.713 V
5	33K +/- 1%	0.807 V	0.819 V	0.831 V
6	43K +/- 1%	0.978 V	0.992 V	1.006 V
7				

EC SM Bus1 address

Device	Address
Smart Battery Charger	0b 0001 0010 (0x12H)

EC SM Bus2 address

Device	Address
Thermal Sensor EMC1403-2-AIZL-TR	1001_101xb
PCH SML1 Bus address	
nVidia N15P-GX	0x9E


PCH SM Bus address

Device	Address
DDR DIMM0	1010 000x A0h
DDR DIMM1	1010 010x A4h
Click Pad	

PCH SML0 Bus address


Device	Address

Symbol Note :



Install below 43 level BOM structure for ver. 0.1



CPU part



SMBUS Control Table






	SOURCE	BATT	KB9022	SODIMM	Touch Pad	Thermal sensor	VGA
SMB_EC_CK1 SMB_EC_DA1	KB9022 +3VLP_EC	V	X	X	X	X	X
SMBCLK SMBDATA	PCH +3V_PCH	X	X	V +3VS	V +3VS	X	X
SML0CLK SML0DATA	PCH +3V_PCH	X	X	X	X	X	X
SML1CLK SML1DATA	PCH +3V_PCH	X	V +3VS	X	X	V +3VS	V +3VS_DGPU


Security Classification	Compal Secret Data		Notes List	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-B111P Date: Tuesday, February 25, 2014
			Sheet 3 of 59	Rev 1.0




1 OF 12
HSW-QUAD-CORE-GT2_BGA1364

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Title	PROCESSOR(I7) DMI,FDI,PEG
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B111P
Date	Tuesday, February 25, 2014	Sheet	4	of	59






COMPENSATION PU FOR eDP



Note:
Trace width=20 mils, Spacing=25mil,
Max length=100 mils.




HPD INVERSION FOR EDP




HPD is a active-high signal from device.
The HPD processor input is active-low signal.

Security Classification		Compal Secret Data		Title	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B111P	1.0
Date: Tuesday, February 25, 2014				Sheet	7 of 59


CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed



Embedded Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port * 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	*11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	* 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training


+1.35V_CPU_VDDQ Source

Note:
Intel Shark Bay
Removed the S3 power reduction circuit.




VCC_SENSE


Note:
0 ohm Resistor should be placed close to CPU




Note:
Place the UP resistor close to CPU







Note:
Place the UP resistor close to CPU





VDDQ DECOUPLING (Follow INTEL DG)




Broadwell/Haswell



Security Classification	Compal Secret Data		Title	PROCESSOR(6/7) PWR
Issued Date	2014/02/25	Deciphered Date	2015/02/25	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Sheet	1	Document Number	LA-BIIP	
Date:	Tuesday, February 25, 2014	Sheet	9	of 59




Layout Note:
Place near JDIMM1




Place near JDIMM1 pin203 pin204

Layout Note:
Place near JDIMM1




**CPU DRIVER
VREF PATH IS
DEFAULT**

Note:
VREF trace width:20 mils at least
Spacing:20mils to other signal/planes




*M3+M1:Default Recommendation
M1:VREF_DQ driven by a voltage Divider Network during Processor power-off state.
M3:VREF_DQ driven by Processor.

Note:
VREF trace width:20 mils at least
Spacing:20mils to other signal/planes




Security Classification	Compal Secret Data		Title	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				DDRIII-SODIMM SLOT1
				LA-B111P
				Rev 1.0
				Date: Tuesday, February 25, 2014 Sheet 11 of 59




- (6) DDR_B_D0[0..63]
- (6) DDR_B_DQS[0..7]
- (6) DDR_B_DQS#0[0..7]
- (6) DDR_B_MA[0..15]

Layout Note:
Place near JDIMM2




Place near JDIMM2 pin203 pin204









Layout Note:
Place near JDIMM2






Note:
VREF trace width: 20 mils at least
Spacing: 20 mils to other signal/planes







Issued Date	2014/02/25	Deciphered Date	2015/02/25	Title	
				Compal Secret Data	
				Compal Electronics, Inc.	
				DDRIII-SODIMM SLOT2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B111P	1.0
				Date: Tuesday, February 25, 2014	Sheet 12 of 59







Note: +RTCVCC
Need to check with PWR update





APWROK can be connect to PWROK if iAMT disable

SUSACK# and SUSWRN# can be tied together if EC does not want to involve in the handshake mechanism for the Deep Sleep state entry and exit.



Boot BIOS Strap (GPIO51)

BBS_BIT1	SATA_SLPD (BBS_BIT0)	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	* SPI



GPIO51 needs pull up 10k to ensure proper behavior.







GPIO55

A16 swap override Strap/Top-Block Swap Override jumper




PCI_GNT3#

Low=A16 swap override/Top-Block Swap Override enabled
High=Default *











Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Title	PCH (3/9) DMI, FDI, PM,
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
				Document Number	LA-B111P
				Date	Tuesday, February 25, 2014
				Sheet	15 of 59




PCH_SMBCLK	R162	1	@	2	0	0402	5%	SMB_CLK_S3
PCH_SMBDATA	R160	1	@	2	0	0402	5%	SMB_DATA_S3
SML1CLK	R161	1	@	2	0	0402	5%	EC_SMB_CK2
SML1DATA	R159	1	@	2	0	0402	5%	EC_SMB_DA2




Follow Intel schematic review-0930





Security Classification	Compal Secret Data			Title	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B111P	1.0
Date: Tuesday, February 25, 2014				Sheet	16 of 59










CAD NOTE:
Route single-end 50-ohms and max 500-mils length.
Avoid routing next to clock pins or other signaling capacitors.
Recommended minimum spacing to other signal traces is 15 mils.



Security Classification		Compal Secret Data		Title	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (S/9) PCI, USB	
				LA-B111P	
				Date	Tuesday, February 25, 2014
				Sheet	17 of 59




★ PCH_GPIO27 (Have internal Pull-High)
High: VCCVRM VR Enable
Low: VCCVRM VR Disable






SKU	High Speed I/O Ports																	
	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7	Port 8	Port 9	Port 10	Port 11	Port 12	Port 13	Port 14	Port 15	Port 16	Port 17	Port 18
HM86	USB 3.0 Port 1	USB 3.0 Port 2	NA	NA	USB 3.0 Port 3 PCIe* Port 1	USB 3.0 Port 4 PCIe* Port 2	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5	PCIe* Port 6	PCIe* Port 7	PCIe* Port 8	SATA 6Gb/s Port 4	SATA 6Gb/s Port 5	SATA 3Gb/s Port 0	NA	SATA 3Gb/s Port 2	NA

Security Classification	Compal Secret Data		Title
Issued Date	2014/02/25	Deciphered Date	2015/02/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number LA-B111P Date: Tuesday, February 25, 2014
Rev 1.0			Sheet 16 of 59




PCH Power Rail Table		
Voltage Rail	Voltage	50 Iccmax Current (A)
VCC	1.05V	1.29 A
VCCIO	1.05V	3.629 A
VCCADAC1_5	1.5V	0.070 A
VCCADAC_3	3.3V	0.0133 A
VCCCLK	1.05V	0.306 A
VCCCLK_3	3.3V	0.055 A
VCCVRM	1.5V	0.179 A
VCC_3	3.3V	0.133 A
VCCASW	1.05V	0.67 A
VCCSUSHDA	3.3V	0.01 A
VCCSPI	3.3V	0.022 A
VCCSUS3_3	3.3V	0.261 A
VCCDSW3_3	3.3V	0.015 A
V_PROC_IO	1.05V	0.004 A







PCH Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
VCC	1.05V	1.29 A
VCCIO	1.05V	3.629 A
VCCADAC1_5	1.5V	0.070 A
VCCADAC3_3	3.3V	0.0133 A
VCCCLK	1.05V	0.306 A
VCCCLK3_3	3.3V	0.055 A
VCCVRM	1.5V	0.179 A
VCC3_3	3.3V	0.133 A
VCCASW	1.05V	0.67 A
VCCSUSHDA	3.3V	0.01 A
VCCSPI	3.3V	0.022 A
VCCSUS3_3	3.3V	0.261 A
VCCDSW3_3	3.3V	0.015 A
V_PROC_IO	1.05V	0.004 A




Security Classification	Compal Secret Data		Title
Issued Date	2014/02/25	Deciphered Date	2015/02/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number LA-B111P Date: Tuesday, February 25, 2014
Rev 1.0			Sheet 20 of 59




Security Classification		Compal Secret Data		Title	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (9/9) VSS	
				Document Number	
				LA-B111P	
				Rev 1.0	
				Date: Tuesday, February 25, 2014	
				Sheet 21 of 59	


CMOS Camera




**eDP Panel
CAMERA
DMIC
TOUCH SCREEN**




LCD POWER CIRCUIT



Touch Panel




(7) EDP_CPU_LANE_N1	EDP_CPU_LANE_N1	C301	1	2	0.1U_0402_16V7K	EDP_CONN_LANE_N1
(7) EDP_CPU_LANE_P1	EDP_CPU_LANE_P1	C302	1	2	0.1U_0402_16V7K	EDP_CONN_LANE_P1
(7) EDP_CPU_LANE_N0	EDP_CPU_LANE_N0	C303	1	2	0.1U_0402_16V7K	EDP_CONN_LANE_N0
(7) EDP_CPU_LANE_P0	EDP_CPU_LANE_P0	C304	1	2	0.1U_0402_16V7K	EDP_CONN_LANE_P0
(7) EDP_CPU_AUX	EDP_CPU_AUX	C305	1	2	0.1U_0402_16V7K	EDP_CONN_AUX
(7) EDP_CPU_AUX#	EDP_CPU_AUX#	C306	1	2	0.1U_0402_16V7K	EDP_CONN_AUX#
(7) EDP_CPU_LANE_N2	EDP_CPU_LANE_N2	C310	1	2	0.1U_0402_16V7K	EDP_CONN_LANE_N2
(7) EDP_CPU_LANE_P2	EDP_CPU_LANE_P2	C311	1	2	0.1U_0402_16V7K	EDP_CONN_LANE_P2
(7) EDP_CPU_LANE_N3	EDP_CPU_LANE_N3	C313	1	2	0.1U_0402_16V7K	EDP_CONN_LANE_N3
(7) EDP_CPU_LANE_P3	EDP_CPU_LANE_P3	C314	1	2	0.1U_0402_16V7K	EDP_CONN_LANE_P3







Security Classification	Compal Secret Data			Title	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	LCD Conn/Camera, Touch	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B111P	1.0
Date:				Tuesday, February 25, 2014	Sheet 22 of 59


HDMI Connector




- (7) TMDS_B_CLK#_PCH → TMDS_B_CLK#_PCH
- (7) TMDS_B_CLK_PCH → TMDS_B_CLK_PCH
- (7) TMDS_B_DATA0#_PCH → TMDS_B_DATA0#_PCH
- (7) TMDS_B_DATA0_PCH → TMDS_B_DATA0_PCH
- (7) TMDS_B_DATA1#_PCH → TMDS_B_DATA1#_PCH
- (7) TMDS_B_DATA1_PCH → TMDS_B_DATA1_PCH
- (7) TMDS_B_DATA2#_PCH → TMDS_B_DATA2#_PCH
- (7) TMDS_B_DATA2_PCH → TMDS_B_DATA2_PCH




Pull up R for PCH OR VGA SIDE




+3_LAN Rising time (10%~90%) >1ms and <100ms




Layout Notice : Place as close chip as possible.



close to U12 : Pin 11, 32




These caps close to U12 : Pin 23




(Should be place within 200 mils) These components close to U12 : Pin 24

These components close to U12 : Pin 3,8,22,30 1uF reserved on Pin 22






These caps close to U12 : Pin 11,32 DVDD33




VO.3

Green CLK





These caps close to U11



VO.3


ISOLATEB

R226 15K 0402 5%




Place Close to TS1

Place Close to TS1




Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	LAN-RTL8111GUL		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 1.0
				LA-B111P		
				Date:	Tuesday, February 25, 2014	Sheet 25 of 59


Sub Woofer




Green CLK



WLAN





NGFF for WLAN (TYPE 2230)






Security Classification	Compal Secret Data		Title	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NGFF (WLAN/BT)
At Size	Custom	Document Number	LA-B111P	Rev 1.0
Date:	Tuesday, February 25, 2014	Sheet	28	of 59

SATA HDD CONN.















Add EQ pin for PI3EQX6741STZDEX




TI	DE1/DE2	dB	EQ1/EQ2	dB
	NC	-6	NC	0
	0	0	0	7
	1	-3	1	14




ASB1414	DR_X	dB
	0	+1.1
	1	+3.1





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Title	USB3.0 Port
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Doc No	Doc Number	Rev	LA-B11P		
Date	Tuesday, February 25, 2014	Sheet	30	of	59




Board ID	Ra	Rb	V _{AD_BID} typ	V
0	0	0	0 V	
1	12K +/- 1%	0	0.354 V	
2	15K +/- 1%	0	0.430 V	
3	20K +/- 1%	0	0.550 V	







Connector: 0.3A / pin **PWR Board CONN.**




Lid switch



LED-B CONN





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Title	PWR_BTN/PWR B/LED B/LID
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B11P
				Date	Tuesday, February 25, 2014
				Sheet	33 of 59













Always on USB	Mode	CTL1~3, ILIM_SEL
Enable	S0	0 1 0 1
Enable	S3/S4/S5	0 1 1 1
Disable	S0	0 1 0 1
	S3/S4/S5	0 1 0 0


V0.2




USB Board CONN.




Fan1 Control Circuit








FAN2 Control Circuit







Security Classification	Compal Secret Data		Deciphered Date		Title
Issued Date	2014/02/25	Deciphered Date	2015/02/25		Compal Electronics, Inc.
					N15P-GX (I/5) PEG & DAC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 1.0
Date:	Tuesday, February 25, 2014	Sheet	36	of	59



Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_DGPU	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SO	+3VS_DGPU	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SI	+3VS_DGPU	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep pull-up to 3V3_AON and pull-down to GND foot print and stuff 50K ohm pull-up				
STRAP1	RESERVED				
STRAP2	RESERVED				
STRAP3	RESERVED				
STRAP4	RESERVED				


SKU	Device ID	bit5 to bit0
N15P-GX	0x1392	

Resistor Values	Pull-up to +3VS_DGPU	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111








For X76 (N15P-GX)

GPU	FB Memory	DDR5	ROM_SI
N15P-GX	128Mx16	X76L02@ Samsung 2G K4G20325FD-FC03	PD 5K
	128Mx16	X76L01@ Hynix 2G H5GC2H24BFR-T2C	PD 10K
N15P-GX	256Mx16	X76L03@ Hynix 4G H5GC4H24MFR-T2C	PD 15K
	256Mx16	X76L04@ Samsung 4G K4G41325FC-HC03	PD 20K



- (41) MDA[15..0] ← MDA[15..0]
- (41) MDA[31..16] ← MDA[31..16]
- (42) MDA[47..32] ← MDA[47..32]
- (42) MDA[63..48] ← MDA[63..48]


- (43) MDC[15..0] ← MDC[15..0]
- (43) MDC[31..16] ← MDC[31..16]
- (44) MDC[47..32] ← MDC[47..32]
- (44) MDC[63..48] ← MDC[63..48]



N15P-GX_BGA908

N15P-GX_BGA908


Security Classification	Compal Secret Data		Title
Issued Date	2014/02/25	Deciphered Date	2015/02/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Compal Electronics, Inc. N15P-GX (3/5) TMD5/LVDS			Document Number LA-B111P
Date	Tuesday, February 25, 2014	Sheet	38 of 59




Security Classification	Compal Secret Data		Title	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Tuesday, February 25, 2014	Sheet	39	of 59

Compal Electronics, Inc.
N15P-GX (4/5) POWER

LA-B11P



N15P-GX_BGA908







N15P-GX_BGA908

Security Classification		Compal Secret Data		Title	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B11P	1.0
Date:				Tuesday, February 25, 2014	Sheet 40 of 59

Memory Partition A - Lower 16 bits

VRAM DDR5 chips
128Mx16 GDDR5 *8==>2GB
256Mx16 GDDR5 *8==>4GB





- (38.42) DQMA[7..0]
- (38.42) CMDA[31..0]
- (38.42) DCSA[7..0]
- (38.42) MDA[63..0]




Memory Partition A - Upper 16 bits

VRAM DDR5 chips
 128Mx16 GDDR5 *8==>2GB
 256Mx16 GDDR5 *8==>4GB

- (38.41) D0SA7..0] D0SA7..0]
- (38.41) D0MA7..0] D0MA7..0]
- (38.41) MDA[63..0] MDA[63..0]
- (38.41) CMDA[31..0] CMDA[31..0]




Mode H Address	0..31	Mode H Address	32..63
CMD0	CS*	CMD16	CS*
CMD1	A3_BA3	CMD17	A3_BA3
CMD2	A2_BA0	CMD18	A2_BA0
CMD3	A4_BA2	CMD19	A4_BA2
CMD4	A5_BA1	CMD20	A5_BA1
CMD5	WE*	CMD21	WE*
CMD6	A7_A8	CMD22	A7_A8
CMD7	A6_A11	CMD23	A6_A11
CMD8	AB1*	CMD24	AB1*
CMD9	A12_RFU	CMD25	A12_RFU
CMD10	A0_A10	CMD26	A0_A10
CMD11	A1_A9	CMD27	A1_A9
CMD12	RA5*	CMD28	RA5*
CMD13	RA5*	CMD29	RA5*
CMD14	CK1*	CMD30	CK1*
CMD15	CAS*	CMD31	CAS*
CMD32	NO USED		
CMD33	NO USED		
CMD34	Debug0		
CMD35	Debug1		



Memory Partition B - Lower 16 bits

VRAM DDR5 chips
128Mx16 GDDR5 *8==>2GB
256Mx16 GDDR5 *8==>4GB

- (38.44) DOMC[7..0] <-> DOMC[7..0]
- (38.42.44) CMDC[31..0] <-> CMDC[31..0]
- (38.44) DGSC[7..0] <-> DGSC[7..0]
- (38.44) MDC[63..0] <-> MDC[63..0]



Mode H Address	0..31	Mode H Address	32..63
CMD0	CS*	CMD16	CS*
CMD1	A3_BA3	CMD17	A3_BA3
CMD2	A2_BA0	CMD18	A2_BA0
CMD3	A4_BA2	CMD19	A4_BA2
CMD4	A5_BA1	CMD20	A5_BA1
CMD5	WE*	CMD21	WE*
CMD6	A7_A8	CMD22	A7_A8
CMD7	A6_A11	CMD23	A6_A11
CMD8	AB1*	CMD24	AB1*
CMD9	A12_RFU	CMD25	A12_RFU
CMD10	A0_A10	CMD26	A0_A10
CMD11	A1_A9	CMD27	A1_A9
CMD12	RAS*	CMD28	RAS*
CMD13	RS*	CMD29	RS*
CMD14	CK1*	CMD30	CK1*
CMD15	CAS*	CMD31	CAS*
CMD32	NO USED		
CMD33	NO USED		
CMD34	Debug0		
CMD35	Debug1		


Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2014/02/25	Deciphered Date	2015/02/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title NIS-P-GX GDDR5 3/4 Document Number LA-B111P
Date:	Tuesday, February 25, 2014	ISheet	43 of 59

Memory Partition B - Upper 16 bits

VRAM DDR5 chips
 128Mx16 GDDR5 *8==>2GB
 256Mx16 GDDR5 *8==>4GB

- (38.43) DQSC7.01 <-> DQSC7_01
- (38.43) DOMC7.01 <-> DOMC7_01
- (38.43) MDCI63.01 <-> MDCI63_01
- (38.42.43) CMDC31.01 <-> CMDC31_01

- (38) CLKC1 <-> CLKC1
- (38) CLKC1# <-> CLKC1#




Mode H Address	0..31	Mode H Address	32..63
CMD0	CS*	CMD16	CS*
CMD1	A3_BA3	CMD17	A3_BA3
CMD2	A2_BA0	CMD18	A2_BA0
CMD3	A4_BA2	CMD19	A4_BA2
CMD4	A5_BA1	CMD20	A5_BA1
CMD5	WE*	CMD21	WE*
CMD6	A7_A8	CMD22	A7_A8
CMD7	A6_A11	CMD23	A6_A11
CMD8	ABI*	CMD24	ABI*
CMD9	A12_RFU	CMD25	A12_RFU
CMD10	A0_A10	CMD26	A0_A10
CMD11	A1_A9	CMD27	A1_A9
CMD12	RAS*	CMD28	RAS*
CMD13	RST*	CMD29	RST*
CMD14	CKI*	CMD30	CKI*
CMD15	CAS*	CMD31	CAS*
CMD32	NO USED		
CMD33	NO USED		
CMD34	Debug0		
CMD35	Debug1		

Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	N15P-GX GDDR5 4/4
				Revision	1.0
				Date	Tue, Feb 25, 2014
				Sheet	44 of 59


+3VS to +3V3_AON

Vgs=-4.5V, Id=3A, Rds<97mohm




+3VS to +3VS_DGPU




Vgs=-4.5V, Id=3A, Rds<97mohm




+1.35V to +1.35VSG



+1.05VS to +1.05VSG





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N15P-GX DC-DC LA-B111P Date: Tuesday, February 25, 2014
Date: Tuesday, February 25, 2014				Sheet 45 of 59




RTC Battery
 GC02001DR00
 BATT CR2032 3V 210MAH MB 5 W/C
 30MM

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR DCIN / RTC Battery	
				Document Number	Rev
				BE_BDW	1.0
				Date: Tuesday, February 25, 2014	Sheet 46 of 59





(31) VCOUT1_PROCHOT# PWR_LEVEL_R (36)




ENE9022 Battery Voltage drop detection. Connect to ENE9022 pin64 AD1.

B+ near 5V input


layout near +5VALWP



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Title	PWR-BATTERY CONN/OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Author	Designer	Checker	Document Number	Rev	1.0
			BE_BDW	Date:	Tuesday, February 25, 2014
			Sheet	47	of 59



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Title	Charger BQ24737
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				BE_BDW	
				Date:	Tuesday, February 25, 2014
				Sheet	48 of 59



10x10xH4
DCR: 3~3.3mohm
Idc: 18A
Isat: 28A

TDC=17A (+VRAM)
Iocp : 25A
FSW : 300KHz

Mode	Level	+0.675VSP	VTTREF_1.35V
S5	L	off	off
S3	L	off	on
S0	H	on	on



Note: S3 - sleep ; S5 - power off

MOSFET: 5x6 DFN
H/S Rds (on) : 5mohm (Typ) , 8.5mohm (Max)
Idsm: 23A@Ta=25C, 18A@Ta=70C


L/S Rds (on) : 2.8mohm (Typ) , 3.8mohm (Max)
Idsm: 33.5A@Ta=25C, 42A@Ta=70C

$$V_{out} = 0.75V * (1 + R_{up}/R_{down})$$

Security Classification		Compal Secret Data		Title	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				Customer	BE_BDW
				Date:	Tuesday, February 25, 2014
				Sheet	50 of 59




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date: Tuesday, February 25, 2014 Sheet 51 of 59	




The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				BE_BDW	1.0
Date: Tuesday, February 25, 2014				Sheet	52 of 59



MOSFET: 5x6 DFN
 H/S Rds (on): 5mohm (Typ), 8.5mohm (Max)
 Idsm: 23A@Ta=25C, 18A@Ta=70C
 L/S Rds (on): 2.8mohm (Typ), 3.8mohm (Max)
 Idsm: 33.5A@Ta=25C, 42A@Ta=70C





For intel N15P-GX
 Imax: 51A
 Peak current: 76.5A
 OCP: 91.8A
 Frequency: 450KHz




Security Classification	Compal Secret Data		Title
Issued Date	2014/02/25	Deciphered Date	2015/02/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			RT8813 Rev 1.0
Date:	Tuesday, February 25, 2014	Sheet	54 of 59

+VCC_CORE




+VGA_CORE Under VGA Core

GB4B-128 package



+VGA_CORE Near VGA Core



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Title PWR-PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number BE_BDW	Rev 1.0	Date: Tuesday, February 25, 2014	Sheet 56	of 59


Version change list (P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1	for panel Vdrop	51	add boost solution	11/15	SIV
2	for EMI request	48	PR319, PC320 change to mount	11/15	SIV
3	for RF request	54	PR918, PC926, PR933, PC939 change to mount	11/18	SIV
4	for RF request	55	PC1114, PR1126, PC1106, PR1116 change to mount	11/18	SIV
6	battery can't be remove	47	del PR222, PR227, PC204, PR220, PU202, PC206, PR226, PD201, PC205, PR218, PR219, PQ201, PQ205, PR228	12/30	SIT
7	for acoustic noise	55, 56	add PC1135, 1332	12/30	SIT
8	SIV rework	48	PR309 is changed from 392K_0402_1% to 124K_0402_1% (SD034124380) PR312 is changed from 59K_0402_1% to 20K_0402_1% (SD034200280) Add a resistor 249K_0402_1% (SD034249380) between pin 6 of PU301 and PACIN. PC312 is changed from 2200pF_0402_25V_X7R to 0.01uF_0402_25V_X7R (SE075103K80) PQ302 change to AO4447A	12/30	SIT
9	SIV rework	47	PR217 change to 30K PR221 change to 110k	12/30	SIT
10	for HW request	50	PR506 change to SD000000680 8.45K 1%	12/30	SIT
11	accuracy modify	52	PR707 change to 100K +-1% PR709 change to 127K +-1%	1/20	SVT
15					
16					
17					

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/02/25	Deciphered Date	2015/02/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
			Document Number	Rev
			BE BDW	1.0
			Date: Tuesday, February 25, 2014	Sheet 57 of 59

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase	Verify
1		Add 3D Camera function	0.2	23 22	Add U25, C502~C511. Add R386~R400, R550~R559. Del Q14, R205, C319 Add U13	10/30	SIV	SIV Phase
2		Remove LPF for woofer amplifier	0.2	27	Change R224->20K, R297->62K Change R1564, R1565->0 ohm, R341->15K, Change R342->20.5K, R81->200K. un-stuff C450, C443	10/30	SIV	Verified by SDV rework.
3		AC/DC detect issue	0.2	14 31	Del D1 Add AC_PRESENT_R to U18 pin 19	11/03	SIV	Verified by SDV rework.
4		Change USB power switch (follow B/E series)	0.2	30	Change U16, U17->SY6288D20AAC	11/04	SIV	Verified by SDV rework.
5		Add resistor for 15"/17" K/B co-lay	0.2	31	Add R1001~R1012, R1021~R1032	11/04	SIV	SIV Phase
6		Cancel 3D Camera function	0.3	23 22	Del U25, C502~C508 Del R387~R400, R550~R557. Del R255, R256, R261, R262, L41, L42, D21. Del R204, R386, R558, R559	12/17	SIT	SIT Phase
7		TP lock LED function	0.3	31	TP_LOCK_LED# from U18_pin34 to LED	12/24	SIT	Verified by SIV rework.
8		KB Backlight behavior	0.3	32	Add R337, R335, C434, Q23	12/24	SIT	Verified by SIV rework.
9		Improve VRAM +1.35V	0.3	39	C790 stuff 330uf	12/25	SIT	Verified by SIV rework.
10		Hole size change for Thermal bracket.	1.0	34	H1, H2, H3, H4, H5, H6 : change to 4.2 mm.	2/5	SVT	Verified by SIT rework.
11		ESD reserve	1.0	32	Reserve C479, C480.	2/5	SVT	SVT Phase
12								
13								
14								
15								
16								
17								
18								
19								
20								

Timing Diagram for G3 or S4-5/M-off (Suspend Well Off) to S0/M0 [non Deep S4/S5 Platform]



Color	Command
Signal Names	Timing of these signals is set by PCH or processor
Signal Names	Timing of these signals should be met by the platform (EC)
Signal Names	Timing of these signals is set by IntelR MVP
Signal Names	Voltage rails or chip-to-chip buses

www.s-manuals.com