

LCFC Confidential

BMWC1&C2 M/B Schematics Document


NM-A471 REV:0.4


Intel Braswell M-Processor with DDR3L + NV (N16V-GM) GPU


2015-03-23


REV: 0.4

Just for LCFC PE Debug



Security Classification		LC Future Center Secret Data		Title			
Issued Date	2014/09/24	Deciphered Date	2015/03/23	Cover Page		Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Custom	BMWC1	Rev	0.4
				Date:	Tuesday, April 07, 2015	Sheet	1 of 60




Security Classification	LC Future Center Secret Data		Title	
Issued Date	2014/09/24	Deciphered Date	2015/03/23	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size: BMWC1 Document Number: BMWC1 Date: Tuesday, April 07, 2015
			Sheet 2 of 60	Rev 0.4




DP TO VGA Converter



EDP






HDMI D2
HDMI D1
HDMI D0
HDMI CLK




DDI PORT LIST

Port	Device
DDI0	DP TO VGA
DDI1	eDP
DDI2	HDMI










PCH_ENBK_L can direct connect to EC for costdown




PCH_LCD_VDDEN_Q VOH min is 1.8-0.45=1.35V, need level shift

Security Classification	LC Future Center Secret Data		Title	SOC (DDI,EDP)	
Issued Date	2014/09/24	Deciphered Date	2015/03/23	Size	Document Number
				BMWC1	Rev 0.4
				Date	Tuesday, April 07, 2015
				Sheet	4 of 60


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.



Security Classification	LC Future Center Secret Data		Title	
Issued Date	2014/09/24	Deciphered Date	2015/03/23	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size: Document Number BMCW1 Date: Tuesday, April 07, 2015 Sheet: 5 of 60





PCB_100	PCB_101	PCB_103	PCB_104	Description
0	Reserve	Reserve	09B_002	
1	Reserve	Reserve	020_002	
2	Reserve	Reserve	147_pcap	
3	Reserve	Reserve	157_pcap	



LEFT USB (3.0)

Cardreader (3.0)






LEFT USB (3.0)

RIGHT USB (2.0)

BT


Camera

RIGHT USB (2.0)





only for Win7 debug port

6 OF 13
BRASWELL_FCBGA151170
REV = 1.2






only for Win7 debug port




Security Classification	LC Future Center Secret Data		Title	
Issued Date	2014/09/24	Deciphered Date	2015/03/23	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number BMWC1
Date	Tuesday, April 07, 2015	Sheet	8 of 60	Rev 0.4



Security Classification	LC Future Center Secret Data		Title	
Issued Date	2014/09/24	Deciphered Date	2015/03/23	
<small>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				
Size	Document Number	BMWC1		Rev 04
Date:	Tuesday, April 07, 2015	Sheet	9 of 60	



**Hardware STRAPS
(Follow up CRB)**




- GPIO_SUS_9 {7}
- EC_SCI# {7,44}
- GPIO_CAM_8 {4}
- GPIO_CAM_9 {4}
- GPIO_CAM_11 {4}

Signal Name	Purpose	Pull-Up/Pull-Down	Strap Description
GPIO_SUS[0]	DDI0 Detect	Weak internal (20k PD)	0 = DDI0 not detected 1 = DDI0 detected
GPIO_SUS[1]	DDI1 Detect	Weak internal (20k PD)	0 = DDI1 not detected 1 = DDI1 detected
GPIO_SUS[2]	Top Swap (A16) override	Weak internal (20k PU)	0 = Change Boot Loader address 1 = Normal Operation
GPIO_SUS[3]	MIPI-DSI Display Detect	Weak internal (20k PD)	0 = DSI Port not detected 1 = DSI Port detected Note: DSI is not POR for BSW. This strap will not enable DSI on BSW. Leave the pin floating if GPIO functionality is not used.
GPIO_SUS[4]	Boot BIOS Strap (BBS)	Weak internal (20k PU)	0 = No SPI (Default) 1 = SPI
GPIO_SUS[5]	Flash Descriptor Security Override	Weak internal (20k PU)	0 = Not supported 1 = Normal Operation
GPIO_SUS[6]	Halt Boot Strap	Weak internal (20k PU)	1 = Normal Operation Note: This strap MUST be High at RSMRST_N de-assert to ensure proper platform operation and use of GPIO_DFX[8:0]
GPIO_SUS[8]	PLLs, ICLK, USB2, DDI SFR Supply Select	Weak internal (20k PU)	0 = Supply is 1.25V 1 = Supply is 1.35V
GPIO_SUS[9]	ICLK, USB2, DDI SFR Bypass	Weak internal (20k PD)	0 = No bypass 1 = Bypass with 1.05V
GPIO_CAMERASB08	ICLK Xtal OSC Bypass	Weak internal (20k PD)	0 = No Bypass (Default) 1 = Bypass
GPIO_CAMERASB09	CCU SUS RO Bypass	Weak internal (20k PD)	0 = No Bypass (Default) 1 = Bypass
GPIO_CAMERASB11	RTC OSC Bypass	Weak internal (20k PD)	0 = No Bypass (Default) 1 = Bypass



Security Classification	LC Future Center Secret Data		Title	SOC (STRAPS & OTHERS)	
Issued Date	2014/09/24	Deciphered Date	2015/09/23	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. ALL INFORMATION CONTAINED HEREIN IS UNCLASSIFIED AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPONENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			BMWC1	Rev	0.4
			Date:	Tuesday, April 07, 2015	Sheet 12 of 60

Just for LCFC PE Debug

Security Classification	LC Future Center Secret Data		Title			
Issued Date	2014/09/24	Deciphered Date	2015/03/23		MCP (OTHER)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number BMWC1	Rev 0.4
				Date:	Tuesday, April 07, 2015	Sheet 13 of 60

DDR3 SO-DIMM A

DDR Mapping table





Layout Note:
Place near DIMM



- DDRDQ[0..63] (5)
- DDRDQS[0..7] (5)
- DDRDQS# [0..7] (5)
- DDRMA[0..15] (5)
- DDRDM[7..0] (5)

OSCON (220uF_6.3V_4.2L_ESR17m)*1=(SF00002Y00)

(10uF_0603_6.3V)*8
(0.1uF_402_10V)*4



Layout Note:
Place near DIMM



cost down bom to change 0.1uF For RF request

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2014/09/24	Deciphered Date	2015/03/23	DDR3 SO-DIMM A	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Customer	BMWC1	Document Number	BMWC1	Rev	0.4
Date:	Tuesday, April 07, 2015	Sheet	14	of 60	

Just for LCFC PE Debug

Swap Table

Pin Number	Pin Name	Net Name
5	DQ0	DDR8_DQ17
7	DQ1	DDR8_DQ23
15	DQ2	DDR8_DQ18
17	DQ3	DDR8_DQ21
4	DQ4	DDR8_DQ16
6	DQ5	DDR8_DQ22
16	DQ6	DDR8_DQ19
18	DQ7	DDR8_DQ20
10	DQS#0	DDR8_DQS#2
12	DQS0	DDR8_DQS2
21	DQ8	DDR8_DQ3
23	DQ9	DDR8_DQ5
33	DQ10	DDR8_DQ6
35	DQ11	DDR8_DQ1
22	DQ12	DDR8_DQ2
24	DQ13	DDR8_DQ4
34	DQ14	DDR8_DQ0
36	DQ15	DDR8_DQ7
27	DQS#1	DDR8_DQS#0
29	DQS1	DDR8_DQS0
39	DQ16	DDR8_DQ8
41	DQ17	DDR8_DQ10
51	DQ18	DDR8_DQ14
53	DQ19	DDR8_DQ15
40	DQ20	DDR8_DQ13
42	DQ21	DDR8_DQ12
50	DQ22	DDR8_DQ9
52	DQ23	DDR8_DQ11
45	DQS#2	DDR8_DQS#1
47	DQS2	DDR8_DQS1
57	DQ24	DDR8_DQ27
59	DQ25	DDR8_DQ26
67	DQ26	DDR8_DQ28
69	DQ27	DDR8_DQ24
56	DQ28	DDR8_DQ31
58	DQ29	DDR8_DQ30
68	DQ30	DDR8_DQ29
70	DQ31	DDR8_DQ25
62	DQS#3	DDR8_DQS#3
64	DQS3	DDR8_DQS3
129	DQ32	DDR8_DQ33
131	DQ33	DDR8_DQ36
141	DQ34	DDR8_DQ39
143	DQ35	DDR8_DQ38
130	DQ36	DDR8_DQ37
132	DQ37	DDR8_DQ32
140	DQ38	DDR8_DQ35
142	DQ39	DDR8_DQ34
135	DQS#4	DDR8_DQS#4
137	DQS4	DDR8_DQS4
147	DQ40	DDR8_DQ40
149	DQ41	DDR8_DQ43
157	DQ42	DDR8_DQ42
159	DQ43	DDR8_DQ44
146	DQ44	DDR8_DQ45
148	DQ45	DDR8_DQ41
158	DQ46	DDR8_DQ46
160	DQ47	DDR8_DQ47
152	DQS#5	DDR8_DQS#5
154	DQS5	DDR8_DQS5
163	DQ48	DDR8_DQ52
165	DQ49	DDR8_DQ51
175	DQ50	DDR8_DQ50
177	DQ51	DDR8_DQ48
164	DQ52	DDR8_DQ49
166	DQ53	DDR8_DQ53
174	DQ54	DDR8_DQ54
176	DQ55	DDR8_DQ55
169	DQS#6	DDR8_DQS#6
171	DQS6	DDR8_DQS6
181	DQ56	DDR8_DQ62
183	DQ57	DDR8_DQ57
191	DQ58	DDR8_DQ59
193	DQ59	DDR8_DQ63
180	DQ60	DDR8_DQ56
182	DQ61	DDR8_DQ61
192	DQ62	DDR8_DQ58
194	DQ63	DDR8_DQ60
186	DQS#7	DDR8_DQS#7
188	DQS7	DDR8_DQS7


0.65A#0.75V



LC Future Center Secret Data			
Security Classification			
Issued Date	2014/09/24	Deciphered Date	2015/03/23
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title	
DDRIII SO-DIMM B	
Document Number	BMWC1
Date:	Tuesday, April 07, 2015
Sheet	15 of 59
Rev	0.4



Just for LCFC PE Debug

Security Classification	LC Future Center Secret Data			Title	USB Hub GL850G-OH Y31 		
Issued Date	2014/09/24	Deciphered Date	2015/03/23	Document Number	BMWC1	Rev	0.4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROSS DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Date:	Tuesday, April 07, 2015	Sheet	16 of 60



Security Classification	LC Future Center Secret Data	
Issued Date	2014/09/24	Deciphered Date 2015/03/23
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF THE LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CL TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF THE LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN PERMISSION OF THE LC FUTURE CENTER.		

Title	Blank	
Size	Document Number	Rev
Custom	BMWC1	0.4
Date:	Tuesday, April 07, 2015	Sheet 17 of 60

N15x GPIO

GPIO	I/O	ACTIVE	Function Description
GPIO0	OUT	-	FB Enable for GC6 2.0
GPIO1	OUT	N/A	
GPIO2	OUT	N/A	
GPIO3	OUT	N/A	
GPIO4	OUT	N/A	
GPIO5	OUT	N/A	GPU power sequencing--3V3_MAIN_EN
GPIO6	IN	-	GPU wake signal for GC6 2.0
GPIO7	OUT	N/A	
GPIO8	I/O	-	System safe Power reset Monitor
GPIO9	I/O	N/A	2.2K Pull-up
GPIO10	OUT	N/A	
GPIO11	OUT	-	GPU Core VDD PWM control signal
GPIO12	IN		AC Power Detect Input (10K Pull High)
GPIO13	OUT	-	Phase Shedding
GPIO14	IN	N/A	
GPIO15	IN	N/A	
GPIO16		N/A	
GPIO17	IN	N/A	
GPIO18	IN	N/A	
GPIO19	IN	N/A	
GPIO20		N/A	
GPIO21	OUT		GPU PCIe self-reset control
OVERT	OUT		Active Low Thermal Catastrophic Over Temperature

Performance Mode P0 TDP at Tj = 102 C* (DDR3)


Products	GPU (4)	Mem (1,5)	NVCLK /MCLK	NVVDD			FBVDD (1.35V)		FBVDDQ (GPU+Mem) (1.35V)		PCI Express (1.05V) (6)		I/O and PLLVDD (1.05V)		Other (3.3V)	
	(W)	(W)	(MHz)	(V)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)
N14X 128bit 2GB DDR3	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD

N15x Multi-level Straps


Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VGS	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	+3VGS	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VGS	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VGS	Reserved(keep pull-up and pull-down footprint and stuff 50kohm pull-up)			
STRAP1	+3VGS	Reserved(keep pull-up and pull-down footprint and not stuff by default)			
STRAP2	+3VGS				
STRAP3	+3VGS				
STRAP4	+3VGS				

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Max GPU usage)

N15V-GM Power Sequence




1. all power rail ramp up time should be larger than 40us



1.all GPU power rails should be turned off within 10ms
2. Optimus system VDD33 avoids drop down earlier than NVDD and FBVDDQ

N15S-GT Power Sequence



1. all power rail ramp up time should be larger than 40us




N15x Binary Straps

Physical Strapping pin	Power Rail	Strap Mapping
ROM_SCLK	+3VGS	SMB_ALT_ADDR
ROM_SI	+3VGS	SUB_VENDOR
ROM_SO	+3VGS	VGA_DEVICE
STRAP0	+3VGS	RAM_CFG[0]
STRAP1	+3VGS	RAM_CFG[1]
STRAP2	+3VGS	RAM_CFG[2]
STRAP3	+3VGS	RAM_CFG[3]
STRAP4	+3VGS	PCIE_MAX_SPEED


Security Classification	LC Future Center Secret Data		Title
Issued Date	2014/09/24	Deciphered Date	2015/03/23
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			VGA Notes List
Size	Document Number	Rev	0.4
Date:	Tuesday, April 07, 2015	Sheet	18 of 60

RV1 2 0.0402 5% FB_GCB_EN_R
 RV2 2 0.0402 5% GPU_EVENT#


(6) PCIe_CRX_GTX_N0..1
 (6) PCIe_CRX_GTX_P0..1
 (6) PCIe_CTX_C_GRX_N0..1
 (6) PCIe_CTX_C_GRX_P0..1



change to BAT54A for cost down







Differential signal




Connect to CPU GPIO

Part 1 of 6

PCIE CTX C GRX P0	AG5	PEX_RX0
PCIE CTX C GRX N0	AD07	PEX_RX0_N
PCIE CTX C GRX P1	AF7	PEX_RX1
PCIE CTX C GRX N1	AE9	PEX_RX1_N
PCIE CTX C GRX P2	AE9	PEX_RX2
PCIE CTX C GRX N2	AD11	PEX_RX2_N
PCIE CTX C GRX P3	AE9	PEX_RX3
PCIE CTX C GRX N3	AD13	PEX_RX3_N
PCIE CTX C GRX P4	AE9	PEX_RX4
PCIE CTX C GRX N4	AD15	PEX_RX4_N
PCIE CTX C GRX P5	AE9	PEX_RX5
PCIE CTX C GRX N5	AD17	PEX_RX5_N
PCIE CTX C GRX P6	AE9	PEX_RX6
PCIE CTX C GRX N6	AD19	PEX_RX6_N
PCIE CTX C GRX P7	AE9	PEX_RX7
PCIE CTX C GRX N7	AD21	PEX_RX7_N
PCIE CTX C GRX P8	AE9	PEX_RX8
PCIE CTX C GRX N8	AD23	PEX_RX8_N
PCIE CTX C GRX P9	AE9	PEX_RX9
PCIE CTX C GRX N9	AD25	PEX_RX9_N
PCIE CTX C GRX P10	AE9	PEX_RX10
PCIE CTX C GRX N10	AD27	PEX_RX10_N
PCIE CTX C GRX P11	AE9	PEX_RX11
PCIE CTX C GRX N11	AD29	PEX_RX11_N
PCIE CTX C GRX P12	AE9	PEX_RX12
PCIE CTX C GRX N12	AD31	PEX_RX12_N
PCIE CTX C GRX P13	AE9	PEX_RX13
PCIE CTX C GRX N13	AD33	PEX_RX13_N
PCIE CTX C GRX P14	AE9	PEX_RX14
PCIE CTX C GRX N14	AD35	PEX_RX14_N
PCIE CTX C GRX P15	AE9	PEX_RX15
PCIE CTX C GRX N15	AD37	PEX_RX15_N
PCIE CTX C GRX P16	AE9	PEX_RX16
PCIE CTX C GRX N16	AD39	PEX_RX16_N
PCIE CTX C GRX P17	AE9	PEX_RX17
PCIE CTX C GRX N17	AD41	PEX_RX17_N
PCIE CTX C GRX P18	AE9	PEX_RX18
PCIE CTX C GRX N18	AD43	PEX_RX18_N
PCIE CTX C GRX P19	AE9	PEX_RX19
PCIE CTX C GRX N19	AD45	PEX_RX19_N
PCIE CTX C GRX P20	AE9	PEX_RX20
PCIE CTX C GRX N20	AD47	PEX_RX20_N
PCIE CTX C GRX P21	AE9	PEX_RX21
PCIE CTX C GRX N21	AD49	PEX_RX21_N
PCIE CTX C GRX P22	AE9	PEX_RX22
PCIE CTX C GRX N22	AD51	PEX_RX22_N
PCIE CTX C GRX P23	AE9	PEX_RX23
PCIE CTX C GRX N23	AD53	PEX_RX23_N
PCIE CTX C GRX P24	AE9	PEX_RX24
PCIE CTX C GRX N24	AD55	PEX_RX24_N
PCIE CTX C GRX P25	AE9	PEX_RX25
PCIE CTX C GRX N25	AD57	PEX_RX25_N
PCIE CTX C GRX P26	AE9	PEX_RX26
PCIE CTX C GRX N26	AD59	PEX_RX26_N
PCIE CTX C GRX P27	AE9	PEX_RX27
PCIE CTX C GRX N27	AD61	PEX_RX27_N
PCIE CTX C GRX P28	AE9	PEX_RX28
PCIE CTX C GRX N28	AD63	PEX_RX28_N
PCIE CTX C GRX P29	AE9	PEX_RX29
PCIE CTX C GRX N29	AD65	PEX_RX29_N
PCIE CTX C GRX P30	AE9	PEX_RX30
PCIE CTX C GRX N30	AD67	PEX_RX30_N
PCIE CTX C GRX P31	AE9	PEX_RX31
PCIE CTX C GRX N31	AD69	PEX_RX31_N
PCIE CTX C GRX P32	AE9	PEX_RX32
PCIE CTX C GRX N32	AD71	PEX_RX32_N
PCIE CTX C GRX P33	AE9	PEX_RX33
PCIE CTX C GRX N33	AD73	PEX_RX33_N
PCIE CTX C GRX P34	AE9	PEX_RX34
PCIE CTX C GRX N34	AD75	PEX_RX34_N
PCIE CTX C GRX P35	AE9	PEX_RX35
PCIE CTX C GRX N35	AD77	PEX_RX35_N
PCIE CTX C GRX P36	AE9	PEX_RX36
PCIE CTX C GRX N36	AD79	PEX_RX36_N
PCIE CTX C GRX P37	AE9	PEX_RX37
PCIE CTX C GRX N37	AD81	PEX_RX37_N
PCIE CTX C GRX P38	AE9	PEX_RX38
PCIE CTX C GRX N38	AD83	PEX_RX38_N
PCIE CTX C GRX P39	AE9	PEX_RX39
PCIE CTX C GRX N39	AD85	PEX_RX39_N
PCIE CTX C GRX P40	AE9	PEX_RX40
PCIE CTX C GRX N40	AD87	PEX_RX40_N
PCIE CTX C GRX P41	AE9	PEX_RX41
PCIE CTX C GRX N41	AD89	PEX_RX41_N
PCIE CTX C GRX P42	AE9	PEX_RX42
PCIE CTX C GRX N42	AD91	PEX_RX42_N
PCIE CTX C GRX P43	AE9	PEX_RX43
PCIE CTX C GRX N43	AD93	PEX_RX43_N
PCIE CTX C GRX P44	AE9	PEX_RX44
PCIE CTX C GRX N44	AD95	PEX_RX44_N
PCIE CTX C GRX P45	AE9	PEX_RX45
PCIE CTX C GRX N45	AD97	PEX_RX45_N
PCIE CTX C GRX P46	AE9	PEX_RX46
PCIE CTX C GRX N46	AD99	PEX_RX46_N
PCIE CTX C GRX P47	AE9	PEX_RX47
PCIE CTX C GRX N47	AD101	PEX_RX47_N
PCIE CTX C GRX P48	AE9	PEX_RX48
PCIE CTX C GRX N48	AD103	PEX_RX48_N
PCIE CTX C GRX P49	AE9	PEX_RX49
PCIE CTX C GRX N49	AD105	PEX_RX49_N
PCIE CTX C GRX P50	AE9	PEX_RX50
PCIE CTX C GRX N50	AD107	PEX_RX50_N
PCIE CTX C GRX P51	AE9	PEX_RX51
PCIE CTX C GRX N51	AD109	PEX_RX51_N
PCIE CTX C GRX P52	AE9	PEX_RX52
PCIE CTX C GRX N52	AD111	PEX_RX52_N
PCIE CTX C GRX P53	AE9	PEX_RX53
PCIE CTX C GRX N53	AD113	PEX_RX53_N
PCIE CTX C GRX P54	AE9	PEX_RX54
PCIE CTX C GRX N54	AD115	PEX_RX54_N
PCIE CTX C GRX P55	AE9	PEX_RX55
PCIE CTX C GRX N55	AD117	PEX_RX55_N
PCIE CTX C GRX P56	AE9	PEX_RX56
PCIE CTX C GRX N56	AD119	PEX_RX56_N
PCIE CTX C GRX P57	AE9	PEX_RX57
PCIE CTX C GRX N57	AD121	PEX_RX57_N
PCIE CTX C GRX P58	AE9	PEX_RX58
PCIE CTX C GRX N58	AD123	PEX_RX58_N
PCIE CTX C GRX P59	AE9	PEX_RX59
PCIE CTX C GRX N59	AD125	PEX_RX59_N
PCIE CTX C GRX P60	AE9	PEX_RX60
PCIE CTX C GRX N60	AD127	PEX_RX60_N
PCIE CTX C GRX P61	AE9	PEX_RX61
PCIE CTX C GRX N61	AD129	PEX_RX61_N
PCIE CTX C GRX P62	AE9	PEX_RX62
PCIE CTX C GRX N62	AD131	PEX_RX62_N
PCIE CTX C GRX P63	AE9	PEX_RX63
PCIE CTX C GRX N63	AD133	PEX_RX63_N
PCIE CTX C GRX P64	AE9	PEX_RX64
PCIE CTX C GRX N64	AD135	PEX_RX64_N
PCIE CTX C GRX P65	AE9	PEX_RX65
PCIE CTX C GRX N65	AD137	PEX_RX65_N
PCIE CTX C GRX P66	AE9	PEX_RX66
PCIE CTX C GRX N66	AD139	PEX_RX66_N
PCIE CTX C GRX P67	AE9	PEX_RX67
PCIE CTX C GRX N67	AD141	PEX_RX67_N
PCIE CTX C GRX P68	AE9	PEX_RX68
PCIE CTX C GRX N68	AD143	PEX_RX68_N
PCIE CTX C GRX P69	AE9	PEX_RX69
PCIE CTX C GRX N69	AD145	PEX_RX69_N
PCIE CTX C GRX P70	AE9	PEX_RX70
PCIE CTX C GRX N70	AD147	PEX_RX70_N
PCIE CTX C GRX P71	AE9	PEX_RX71
PCIE CTX C GRX N71	AD149	PEX_RX71_N
PCIE CTX C GRX P72	AE9	PEX_RX72
PCIE CTX C GRX N72	AD151	PEX_RX72_N
PCIE CTX C GRX P73	AE9	PEX_RX73
PCIE CTX C GRX N73	AD153	PEX_RX73_N
PCIE CTX C GRX P74	AE9	PEX_RX74
PCIE CTX C GRX N74	AD155	PEX_RX74_N
PCIE CTX C GRX P75	AE9	PEX_RX75
PCIE CTX C GRX N75	AD157	PEX_RX75_N
PCIE CTX C GRX P76	AE9	PEX_RX76
PCIE CTX C GRX N76	AD159	PEX_RX76_N
PCIE CTX C GRX P77	AE9	PEX_RX77
PCIE CTX C GRX N77	AD161	PEX_RX77_N
PCIE CTX C GRX P78	AE9	PEX_RX78
PCIE CTX C GRX N78	AD163	PEX_RX78_N
PCIE CTX C GRX P79	AE9	PEX_RX79
PCIE CTX C GRX N79	AD165	PEX_RX79_N
PCIE CTX C GRX P80	AE9	PEX_RX80
PCIE CTX C GRX N80	AD167	PEX_RX80_N
PCIE CTX C GRX P81	AE9	PEX_RX81
PCIE CTX C GRX N81	AD169	PEX_RX81_N
PCIE CTX C GRX P82	AE9	PEX_RX82
PCIE CTX C GRX N82	AD171	PEX_RX82_N
PCIE CTX C GRX P83	AE9	PEX_RX83
PCIE CTX C GRX N83	AD173	PEX_RX83_N
PCIE CTX C GRX P84	AE9	PEX_RX84
PCIE CTX C GRX N84	AD175	PEX_RX84_N
PCIE CTX C GRX P85	AE9	PEX_RX85
PCIE CTX C GRX N85	AD177	PEX_RX85_N
PCIE CTX C GRX P86	AE9	PEX_RX86
PCIE CTX C GRX N86	AD179	PEX_RX86_N
PCIE CTX C GRX P87	AE9	PEX_RX87
PCIE CTX C GRX N87	AD181	PEX_RX87_N
PCIE CTX C GRX P88	AE9	PEX_RX88
PCIE CTX C GRX N88	AD183	PEX_RX88_N
PCIE CTX C GRX P89	AE9	PEX_RX89
PCIE CTX C GRX N89	AD185	PEX_RX89_N
PCIE CTX C GRX P90	AE9	PEX_RX90
PCIE CTX C GRX N90	AD187	PEX_RX90_N
PCIE CTX C GRX P91	AE9	PEX_RX91
PCIE CTX C GRX N91	AD189	PEX_RX91_N
PCIE CTX C GRX P92	AE9	PEX_RX92
PCIE CTX C GRX N92	AD191	PEX_RX92_N
PCIE CTX C GRX P93	AE9	PEX_RX93
PCIE CTX C GRX N93	AD193	PEX_RX93_N
PCIE CTX C GRX P94	AE9	PEX_RX94
PCIE CTX C GRX N94	AD195	PEX_RX94_N
PCIE CTX C GRX P95	AE9	PEX_RX95
PCIE CTX C GRX N95	AD197	PEX_RX95_N
PCIE CTX C GRX P96	AE9	PEX_RX96
PCIE CTX C GRX N96	AD199	PEX_RX96_N
PCIE CTX C GRX P97	AE9	PEX_RX97
PCIE CTX C GRX N97	AD201	PEX_RX97_N
PCIE CTX C GRX P98	AE9	PEX_RX98
PCIE CTX C GRX N98	AD203	PEX_RX98_N
PCIE CTX C GRX P99	AE9	PEX_RX99
PCIE CTX C GRX N99	AD205	PEX_RX99_N
PCIE CTX C GRX P100	AE9	PEX_RX100
PCIE CTX C GRX N100	AD207	PEX_RX100_N



Security Classification	LC Future Center Secret Data		Title	N16X_PCIE/DAC/GPIO
Issued Date	2014/08/24	Deciphered Date	2015/03/23	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				
Size	Customer	Document Number	BMWC1	
Date	Tuesday, April 07, 2016	Sheet	19	of 60





B19 Symbol update to FBA_CMD32


Symbol update to GPIO8

VCCSENSE_VGA → VCCSENSE_VGA (57)
 trace width: 16mils
 differential voltage sensing.
 differential signal routing.
 VSSSENSE_VGA → VSSSENSE_VGA (57)



N16V-GM-S-BT_FCBGA595
 OPT@





+3.3VS TO +3VG_AON









+3.3VS TO +3VGS



POWER











MEMORY INTERFACE A






Symbol update to FBA_CMD34/35

CMD mapping mod Mode D

Address	Rank0	
	0..31	32..63
FbX_CMD0	CS0#	
FbX_CMD1		
FbX_CMD2	ODT0	
FbX_CMD3	CKE0	
FbX_CMD4	A14	A14
FbX_CMD5	RST	RST
FbX_CMD6	A9	A9
FbX_CMD7	A7	A7
FbX_CMD8	A2	A2
FbX_CMD9	A0	A0
FbX_CMD10	A4	A4
FbX_CMD11	A1	A1
FbX_CMD12	BA0	BA0
FbX_CMD13	WE	WE
FbX_CMD14	A15	A15
FbX_CMD15	CAS#	CAS#
FbX_CMD16		CS1#
FbX_CMD17		
FbX_CMD18		ODT1
FbX_CMD19		CKE1
FbX_CMD20	A13	A13
FbX_CMD21	A8	A8
FbX_CMD22	A6	A6
FbX_CMD23	A11	A11
FbX_CMD24	A5	A5
FbX_CMD25	A3	A3
FbX_CMD26	BA2	BA2
FbX_CMD27	BA1	BA1
FbX_CMD28	A12	A12
FbX_CMD29	A10	A10
FbX_CMD30	RAS#	RAS#
FbX_CMD31		
FbX_CMD32		
FbX_CMD33		
FbX_CMD34	DBG0	
FbX_CMD35	DBG1	









at least 16 mils width(optimal)
20 mils spacing to other signals /planes



CMD mapping mod Mode D

Address	Rank0	
	0..31	32..63
FBx_CMD0	CS0#	
FBx_CMD1		
FBx_CMD2	ODT0	
FBx_CMD3	CKE0	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE	WE
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16	CSI#	
FBx_CMD17		
FBx_CMD18		
FBx_CMD19		
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#
FBx_CMD31		
FBx_CMD32		
FBx_CMD33		
FBx_CMD34	DBG0	
FBx_CMD35	DBG1	

at least 16 mils width(optimal)
20 mils spacing to other signals /planes




CMD mapping mod Mode D



Address	Rank0	Rank1	Rank2	Rank3
FbX_CMD0	0..31	32..63		
FbX_CMD1	CS0#			
FbX_CMD2	ODT0			
FbX_CMD3	CKE0			
FbX_CMD4	A14	A14		
FbX_CMD5	RST	RST		
FbX_CMD6	A9	A9		
FbX_CMD7	A7	A7		
FbX_CMD8	A2	A2		
FbX_CMD9	A0	A0		
FbX_CMD10	A4	A4		
FbX_CMD11	A1	A1		
FbX_CMD12	BA0	BA0		
FbX_CMD13	WE	WE		
FbX_CMD14	A15	A15		
FbX_CMD15	CAS#	CAS#		
FbX_CMD16		CS1#		
FbX_CMD17				
FbX_CMD18				
FbX_CMD19				
FbX_CMD20	A13	A13		
FbX_CMD21	A8	A8		
FbX_CMD22	A6	A6		
FbX_CMD23	A11	A11		
FbX_CMD24	A5	A5		
FbX_CMD25	A3	A3		
FbX_CMD26	BA2	BA2		
FbX_CMD27	BA1	BA1		
FbX_CMD28	A12	A12		
FbX_CMD29	A10	A10		
FbX_CMD30	RAS#	RAS#		
FbX_CMD31				
FbX_CMD32				
FbX_CMD33				
FbX_CMD34	DBG0			
FbX_CMD35	DBG1			

Just for LCFC PE Debug

Security Classification	LC Future Center Secret Data			Title	DDR3 VRAM Rank1_L	
Issued Date	2014/09/24	Deciphered Date	2015/03/23	Size	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				C	BMWC1	0.4
				Date:	Tuesday, April 07, 2015	Sheet 26 of 60

Just for LCFC PE Debug

Security Classification	LC Future Center Secret Data			Title	DDR3 VRAM Rank1_H 	
Issued Date	2014/09/24	Deciphered Date	2015/03/23	Size	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				C	BMWC1	0.4
				Date:	Tuesday, April 07, 2015	Sheet 27 of 60



Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VGS	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	+3VGS	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VGS	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VGS	Reserved (keep pull-up and pull-down footprint and stuff 50Kohm pull-up)			
STRAP1	+3VGS	Reserved (keep pull-up and pull-down footprint and not stuff by default)			
STRAP2	+3VGS	Reserved (keep pull-up and pull-down footprint and not stuff by default)			
STRAP3	+3VGS	Reserved (keep pull-up and pull-down footprint and not stuff by default)			
STRAP4	+3VGS	Reserved (keep pull-up and pull-down footprint and not stuff by default)			

Resistor Values	Pull-up to +3VGS	Pull-down to Gnd
4.99K SD03449918J	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K SD03449928J	1100	0100
30.1K SD03430128J	1101	0101
34.8K SD03434828J	1110	0110
45.3K SD03445328J	1111	0111

DEVID_SEL	
0	(Default)
1	

PCIE_CFG	
0	(Default)
1	

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)

VGA_DEVICE	
0	3D Device (Class Code 302h)
1	VGA Device (Default)


Physical Strapping pin	Power Rail	Strap Mapping
ROM_SCLK	+3VGS	SMB_ALT_ADDR
ROM_SI	+3VGS	SUB_VENDOR
ROM_SO	+3VGS	VGA_DEVICE
STRAP0	+3VGS	RAM_CFG[0]
STRAP1	+3VGS	RAM_CFG[1]
STRAP2	+3VGS	RAM_CFG[2]
STRAP3	+3VGS	RAM_CFG[3]
STRAP4	+3VGS	PCIE_MAX_SPEED

X76


GPU	FB Memory (DDR3L)	ROM_SI	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N16V-GM	Hynix H5TC4G63AFR-11C 900MHz 256M x 16 0xE	0xE							
	Micron MT41J256M16HA-093G:E 900MHz 256M x 16 0xD	PU 34.8K							
	Hynix H5TC2G63FFR-11C 900MHz 128M x 16 0xB	0xD							
	Micron MT41J128M16JT-093G 900MHz 128M x 16 0x8	PU 30.1K	PU 4.99K	PU 4.99K	PU 45.3K	PD 45.3K	PU 10K	PD 4.99K	PD 45.3K
	Samsung K4W2G1646Q-BC1A 900MHz 128M x 16 0x7	0xB							
		0x8							

VRAM	X76	VRAM 2/N
Samsung	X7606012101	SA00005SH40
Micron	X7606012001	SA00005M120
Hynix	X7606012002	SA00005VS00


Just for LCFC PE Deb

Security Classification	LC Future Center Secret De		Title		
Issued Date	2014/09/24	Deciphered Date	2015/07/23		Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. ALL INFORMATION CONTAINED HEREIN IS UNCLASSIFIED, CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPONENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			Size	Document Number	Rev
			Custom	BMWC1	0.4
			Date:	Tuesday, April 07, 2015	Sheet 29 of 59

Just for LCFC PEER Group





Security Classification	LC Future Center Secret Data		Title	Blank		
Issued Date	2014/09/24	Deciphered Date	2015/03/23	Size		Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF THE LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE LC FUTURE CENTER TO ANY OTHER ENTITY WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			Custom	BMWC1	0.4	
			Date:	Tuesday, April 07, 2015	Sheet	31 of 59

Just for LCFC PEER Group

Security Classification	LC Future Center Secret Data		Title		
Issued Date	2014/09/24	Deciphered Date	2015/03/23		Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF THE LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE LC FUTURE CENTER TO ANY OTHER ENTITY WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			Size	Document Number	Rev
			Custom	BMWC1	0.4
			Date:	Tuesday, April 07, 2015	Sheet 32 of 59





LCD POWER CIRCUIT

W=60mils




CMOS Camera

Need short



EMI request







Security Classification	LC Future Center Secret Data		Title	eDP/ CMOS/Touch screen	
Issued Date	2014/09/24	Deciphered Date	2015/03/23	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
				Date:	Tuesday, April 07, 2015
				Sheet	33 of 60




BMWC1



Rev 0.4




R4602 change from 10K to 1K, as Vienna



(4) HDMI_CLK-	HDMI_CLK-	C35	1	1.1U 0402 10V6-K	HDMI_CLK- C	R43 2	@	1	0	0402 5%	HDMI_CLK- CON
(4) HDMI_CLK+	HDMI_CLK+	C36	2	1.1U 0402 10V6-K	HDMI_CLK+ C	R44 2	@	1	0	0402 5%	HDMI_CLK+ CON
(4) HDMI_TX0-	HDMI_TX0-	C37	2	1.1U 0402 10V6-K	HDMI_TX0- C	R45 2	@	1	0	0402 5%	HDMI_TX0- CON
(4) HDMI_TX0+	HDMI_TX0+	C38	2	1.1U 0402 10V6-K	HDMI_TX0+ C	R46 2	@	1	0	0402 5%	HDMI_TX0+ CON
(4) HDMI_TX1-	HDMI_TX1-	C39	2	1.1U 0402 10V6-K	HDMI_TX1- C	R47 2	@	1	0	0402 5%	HDMI_TX1- CON
(4) HDMI_TX1+	HDMI_TX1+	C40	2	1.1U 0402 10V6-K	HDMI_TX1+ C	R48 2	@	1	0	0402 5%	HDMI_TX1+ CON
(4) HDMI_TX2-	HDMI_TX2-	C41	2	1.1U 0402 10V6-K	HDMI_TX2- C	R49 2	@	1	0	0402 5%	HDMI_TX2- CON
(4) HDMI_TX2+	HDMI_TX2+	C42	2	1.1U 0402 10V6-K	HDMI_TX2+ C	R50 2	@	1	0	0402 5%	HDMI_TX2+ CON









Security Classification	LC Future Center Secret Data		Title	HDMI_CONN	
Issued Date	2014/09/24	Deciphered Date	2015/03/23	Rev	0.4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Date:	Tuesday, April 07, 2015	Sheet	34	of	60



Security Classification	LC Future Center Secret Data	
Issued Date	2014/09/24	Deciphered Date
		2015/03/23

Title	DP to CRT Convert(IT6515FN)
Document Number	BMWC1
Rev	0.4

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.



CRT Connector

JLCPCB for LCFC PE Debug


Security Classification	LC Future Center Secret Data	
Issued Date	2014/09/24	Deciphered Date
		2015/03/23
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		

Title	CRT	
Document Number	BMWC1	
Date	Tuesday, April 07, 2015	Sheet 36 of 59




Rev 0.4

DL1/DL2
1'S PN:SC400007R00






RCLAMP3374N.TCT_SLP3020N10-10




RCLAMP3374N.TCT_SLP3020N10-10

Place Close to TL2




Security Classification	LC Future Center Secret Data			Title	
Issued Date	2014/09/24	Deciphered Date	2015/03/23	LAN_Transformer	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Document Number	Rev
				BMWC1	0.4
				Date: Tuesday, April 07, 2015	Sheet 38 of 60

Close to U3901




REMOTE+/- R, REMOTE1+/-, REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"

SMSC thermal sensor placed near DIMM




HW thermal sensor




over temperature threshold:
RSET=3*RTMH
92+/-30C
Hysteresis temperature threshold.
RHYST=(RSET*RTML) / (3*RTML-RSET)
56+/-30C

Near GPU&VRAM




Near CPU core




Baytrail SOC use thermal sensor to read the thermal, Baytrail don't has PECI signal

Near CPU




FAN Conn



JFAN1 Pin defin need check other G


Security Classification	LC Future Center Secret Data		Title	
Issued Date	2014/09/24	Deciphered Date	2015/03/23	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				
Size	Document Number	Date:		Rev
Custom		Tuesday, April 07, 2015		0.4
			Sheet 39 of 60	

Mini-Express Card(WLAN/WiMAX)






Security Classification	LC Future Center Secret Data		Title	
Issued Date	2014/09/24	Deciphered Date	2015/03/23	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size: Document Number Custom: BMWC1 Date: Tuesday, April 07, 2015 Sheet 40 of 60


LEFT SIDE USB3.0 PORT X1



Low Active 2A




For EMC




For EMC

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2014/09/24	Deciphered Date	2015/03/23	USB2.0/USB3.0 PORT (LEFT)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	Rev	Rev		
Custom		0.4	BMWC1		
Date:	Tuesday, April 07, 2015	Sheet	41	of	60



SATA HDD Conn.



FOR 14" SATA ODD Conn.




FOR 15" SATA ODD FFC Conn








Security Classification				LC Future Center Secret Data		Title	
Issued Date		2014/09/24		Deciphered Date		2015/03/23	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size		Document Number	
				Custom		BMWC1	
				Date		Tuesday, April 07, 2015	
				Sheet		42 of 60	
				Rev		0.4	



Same as Vienna





manually change the Codec PN to CX11802-33Z



Security Classification	LC Future Center Secret Data		Title
Issued Date	2014/09/24	Deciphered Date	2015/03/23
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			




Size	Document Number	Rev
Custom	BMWC1	0.4
Date:	Tuesday, April 07, 2015	Sheet 43 of 60



















Just for LCFC PE Debug

Security Classification	LC Future Center Secret Data		Title	DC V TO VS INTERFACE
Issued Date	20140824	Dispersed Date	20150523	
<small> This report is classified "Secret" and its disclosure to unauthorized persons could result in the identification of the location of the Future Center and the location of the Future Center's operations. This report is classified "Secret" and its disclosure to unauthorized persons could result in the identification of the location of the Future Center and the location of the Future Center's operations. </small>				<small> Document Number: BMWC1 Page: 4 of 4 </small>

Just for LCFC PE Debug


Security Classification	LC Future Center Secret Data			Title			
Issued Date	2014/09/24	Deciphered Date	2015/03/23	Virtual symbol			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROYAL CANADIAN MOUNTED POLICE (RCMP) DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size	Document Number	Rev
					B	BMWC1	0.4
					Date:	Tuesday, April 07, 2015	Sheet 48 of 60





Security Classification	LC Future Center Secret Data		
Issued Date	2014/09/24	Deciphered Date	2015/03/23
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>			

Title	Hole		
Document Number	BMWC1		
Rev	0.4		
Date:	Tuesday, April 07, 2015	Sheet	49 of 60







Just for LCFC PE Debug



Just for LCFC PE Debug

RTC_VCC 20MIL
+3VALW 20MIL
VCCRTC 20MIL
BAT_D 20MIL


Security Classification	LC Future Center Secret Data			Title	
Issued Date	2014/09/24	Deciphered Date	2015/03/23	DCIN / RTC	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size Document Number BMWC1	Rev 0.4
				Date:	Tuesday, April 07, 2015
				Sheet	51 of 59






change BATT connector type to SMD



change bom structure to fix EMI fail issue

Just for LCFC PE Debug

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2014/09/24	Deciphered Date	2015/03/23	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Document Number BMWC1
Date:	Tuesday, April 07, 2015	Sheet	52	of 59



Security Classification	LC Future Center Secret Data		Title		
Issued Date	2014/09/24	Deciphered Date	2015/03/23		PWR_3VALW/5VALW
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>					
Size	Document Number	Rev		0.4	
Date:	Tuesday, April 07, 2015	Sheet	54	of	59




DIS -----10A
UMA-----6A

Security Classification	LC Future Center Secret Data		
Issued Date	2014/09/24	Deciphered Date	2015/03/23
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title	1.35VS/+0.675VS		
Size	Document Number	Rev	0.4
Date:	Tuesday, April 07, 2015	Sheet	55 of 59





BMWC1



- (19) NVVDD_PWM_VID \rightarrow NVVDD_PWM_VID
- (19) PSI_VGA \rightarrow PSI_VGA
- (20) VSSSENSE_VGA \rightarrow VSSSENSE_VGA
- (20) VCCSENSE_VGA \rightarrow VCCSENSE_VGA
- (23.56) DGPU_PWROK \rightarrow DGPU_PWROK


Security Classification	LC Future Center Secret Data		Title	
Issued Date	2014/09/24	Deciphered Date	2015/03/23	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number EMWC1 Rev 0.4
Date	Tuesday, April 07, 2015		Sheet	57 of 59


for CPU TDC from 6.4A change to 7.7A
 PR785: 23K-24.3K/0402/1%
 PR783: 7.68K-9.31K/0402/1%
 PR778: 20.5K-19.6K/0402/1%



Copyright for LCFC PE Debug

Security Classification	LC Future Center Secret Data		Title	
Issued Date	20140924	Disciplined Date	20150323	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM LC FUTURE CENTER.</small>				Rev
Doc	Doc Number	BMNC1		64
Doc	Version	Rev 01	Page	59 of 59



Security Classification	LC Future Center Secret Data		Title		
Issued Date	2014/09/24	Deciphered Date	2015/03/23		PWR_GFX Core
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>					
Size	Document Number	Rev		04	
Date:	Tuesday, April 07, 2015	Sheet	59	of	59