

Compal Confidential

Model Name : VIUS3/S4
File Name : LA-8951PR01
BOM P/N:43

Compal Confidential

VIUS3/S4 M/B Schematics Document


Intel Ivy Bridge ULV Processor + Panther Point PCH AMD Seymour XT

2011-12-28

REV : 0 . 1

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number Sherry and Royal	Rev 0.1
Date: Thursday, February 02, 2012			Sheet	1 of 55

Chief River



Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/07/21	Deciphered Date	2012/12/31	MB Block Diagram		Rev 0.2
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>						
Date:	Thursday, February 02, 2012	Sheet	2	of	55	

Voltage Rails

power plane	+B	+5VALW	+1.5V	+5VS +3VS +1.5VS +1.05VS_VTT +CPU_CORE +VGA_CORE +VCC_GFXCORE_AXG
		+3VALW	+1.5V_IO	+1.8VS +0.75VS
State				
S0	○	○	○	○
S3	○	○	○	✗
S5 S4/AC	○	○	✗	✗
S5 S4/ Battery only	○	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b	Thermal Sensor F75303M	1001_101xb

PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

AMD-GPU SM Bus address

Device	Address
Internal thermal sensor	1001 111Xb (0x9E)

SMBUS Control Table

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN WWAN	Thermal Sensor	PCH
SMB_EC_CK1	KB9012	X	✓	X	X	X	X	X
SMB_EC_DA1	+3VALW		+3VALW					
SMB_EC_CK2	KB9012	X	X	X	X	X	X	✓
SMB_EC_DA2	+3VALW							+3VS
SMBCLK	PCH	X	X	X	✓	✓	X	X
SMBDATA	+3VALW				+3VS	+3VS		
SML0CLK	PCH	X	X	X	X	X	X	X
SML0DATA	+3VALW							
SML1CLK	PCH	✓	X	✓	X	X	✓	X
SML1DATA	+3VALW	+3VS		+3VS			+3VS	

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

Board ID / SKU ID Table for AD channel

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Vcc	3.3V +/- 5%
Ra/Rc/Re	100K +/- 5%

Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max	Project	Phase
0	0	0 V	0 V	0 V	G-series	MP
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	G-series	PVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	G-series	DVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	G-series	EVT
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	Y-series	EVT
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	Y-series	DVT
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	Y-series	PVT
7	NC	2.500 V	3.300 V	3.300 V	Y-series	MP

USB Port Table

USB 3.0	USB 2.0	Port	3 External USB Port
xHCI1	EHCI1	0	
xHCI2		1	USB 3.0 Port (Left Side)
xHCI3		2	Mini Card(WLAN)
xHCI4		3	
		4	X (USB PORT disabled on HM70)
		5	X (USB PORT disabled on HM70)
		6	X (USB PORT disabled on HM70)
		7	X (USB PORT disabled on HM70)
		8	USB/B (Right Side USB-BD)
		9	USB/B (Right Side USB-BD)
		10	USB Port (Right Side CR-BD)
		11	Camera (LVDS)
		12	X (USB PORT disabled on HM70)
	13	X (USB PORT disabled on HM70)	

HM70 Disable xHCI3, xHCI4

BOM Structure Table

BTO Item	BOM Structure
INTEL UMA only	UMA@
GPU:Seymour XT	PX@ PX5@
HDMI	HDMI@
HDD1 (HM77 SATA 3.0)	HDD1@
HDD2 (HM70 SATA 2.0)	HDD2@
Interna-Intel-USB3.0	IU3@
Interna-Intel-USB2.0	IU2@
Blue Tooth	BT@
10/100 LAN	8105E@
GIGA LAN	8111F@
Connector	ME@
45 LEVEL	45@
Unpop	@

SATA Port Table

	HM77	HM70	
SATA P0	GEN3/2/1	GEN3/2/1	SSD
SATA P1	GEN3/2/1	Disable	HDD (HM77)
SATA P2	GEN2/1	GEN2/1	HDD (HM70)
SATA P3	GEN2/1	Disable	
SATA P4	GEN2/1	GEN2/1	
SATA P5	GEN2/1	GEN2/1	

HM70 Disable P1,P3

PCIe Port Table

	HM77	HM70	
PCIe P1	Enable	Enable	LAN
PCIe P2	Enable	Enable	WLAN
PCIe P3	Enable	Enable	
PCIe P4	Enable	Enable	
PCIe P5	Enable	Disable	
PCIe P6	Enable	Disable	
PCIe P7	Enable	Disable	
PCIe P8	Enable	Disable	


HM70 Disable P5,P6,P7,P8

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number		Rev
				LA-7981P		0.2
				Date: Friday, February 03, 2012 Sheet 3 of 55		


Notes List

Power-Up/Down Sequence


1. All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.
2. VDDR3 should ramp-up before or simultaneously with VDDC.
3. For LVDS, DPx_VDD10 should ramp-up before DPx_VDD18 and the PCIe Reference clock should begin before DPx_VDD18. For power-down, DPx_VDD18 should ramp-down before DPx_VDD10.
4. The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and VDD_CT have ramped up.
5. VDDC and VDD_CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD_CT starts to ramp-up (or vice versa).)



CPU part



PCB part




Without BACO option :

PXS_RST# : Low -> Reset dGPU ; High -> Normal operation
 PXS_PWREN : Low -> dGPU Power OFF ; High -> dGPU Power ON

BACO option :

PXS_RST# : High -> Normal operation (dGPU is not reset on BACO mode)
 PXS_PWREN : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)


dGPU Power Pins	Voltage	PX 3.0	BACO Mode	Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD, DP[D:A]_VDD18, AVDD, VDD1DI, A2VDDQ, VDD2DI, DPLL_PVDD, MPV18, and SPV18	1.8V	OFF	ON	1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and SPV10	1.0V	OFF	ON	575mA
PCIE_VDDC	1.0V	OFF	ON	2A
VDDR3, and A2VDD	3.3V	OFF	ON	190mA
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode) BIF_VDDC=VGA_CORE When GPU enable BIF_VDDC=1.0V When BACO	Same as VDDC	OFF	ON Same as PCIE_VDDC	70mA
VDDR1	1.5V	OFF	OFF	2.8A
VDDC/VDDCI	1.12V	OFF	OFF	12.9A






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-7981P	0.2
				Date	Sheet
				Thursday, February 02, 2012	4 of 55

PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
 PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

Layout placement: Place close to U8 (GPU)





eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms can't be left floating, even if disable eDP function...






Ref	Signal	Value	Quantity	Footprint	Value	Quantity	Footprint
H22	PEG GTX C_HRX N0	C259	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX N0	
J21	PEG GTX C_HRX N1	C276	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX N1	
B22	PEG GTX C_HRX N2	C257	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX N2	
D21	PEG GTX C_HRX N3	C274	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX N3	
A19	PEG GTX C_HRX N4	C254	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX N4	
D17	PEG GTX C_HRX N5	C272	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX N5	
B14	PEG GTX C_HRX N6	C252	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX N6	
D13	PEG GTX C_HRX N7	C270	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX N7	
A11	PEG GTX C_HRX N8	C250	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX N8	
B10	PEG GTX C_HRX N9	C268	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX N9	
G8	PEG GTX C_HRX N10	C248	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX N10	
A8	PEG GTX C_HRX N11	C267	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX N11	
B6	PEG GTX C_HRX N12	C246	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX N12	
H8	PEG GTX C_HRX N13	C264	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX N13	
E5	PEG GTX C_HRX N14	C244	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX N14	
K7	PEG GTX C_HRX N15	C262	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX N15	
K22	PEG GTX C_HRX P0	C258	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX P0	
K19	PEG GTX C_HRX P1	C277	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX P1	
C21	PEG GTX C_HRX P2	C256	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX P2	
D19	PEG GTX C_HRX P3	C275	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX P3	
C19	PEG GTX C_HRX P4	C255	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX P4	
D16	PEG GTX C_HRX P5	C273	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX P5	
C13	PEG GTX C_HRX P6	C253	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX P6	
D12	PEG GTX C_HRX P7	C271	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX P7	
C11	PEG GTX C_HRX P8	C251	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX P8	
C9	PEG GTX C_HRX P9	C269	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX P9	
F8	PEG GTX C_HRX P10	C249	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX P10	
C8	PEG GTX C_HRX P11	C266	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX P11	
C5	PEG GTX C_HRX P12	C247	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX P12	
H6	PEG GTX C_HRX P13	C265	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX P13	
F6	PEG GTX C_HRX P14	C245	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX P14	
K6	PEG GTX C_HRX P15	C263	1	2 PX@	0.22U 0402 6.3V6K	PEG GTX_HRX P15	
G22	PEG HTX GRX N0	C582	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX N0	
D23	PEG HTX GRX N2	C584	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX N2	
F21	PEG HTX GRX N3	C584	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX N3	
H19	PEG HTX GRX N4	C566	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX N4	
C17	PEG HTX GRX N5	C587	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX N5	
K15	PEG HTX GRX N6	C568	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX N6	
F17	PEG HTX GRX N7	C599	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX N7	
F14	PEG HTX GRX N8	C570	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX N8	
A15	PEG HTX GRX N9	C591	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX N9	
J14	PEG HTX GRX N10	C572	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX N10	
H13	PEG HTX GRX N11	C593	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX N11	
M10	PEG HTX GRX N12	C574	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX N12	
F10	PEG HTX GRX N13	C594	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX N13	
D9	PEG HTX GRX N14	C576	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX N14	
J4	PEG HTX GRX N15	C597	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX N15	
F22	PEG HTX GRX P0	C561	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX P0	
A23	PEG HTX GRX P1	C583	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX P1	
D24	PEG HTX GRX P2	C563	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX P2	
F21	PEG HTX GRX P3	C585	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX P3	
G19	PEG HTX GRX P4	C565	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX P4	
B18	PEG HTX GRX P5	C586	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX P5	
K17	PEG HTX GRX P6	C567	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX P6	
G17	PEG HTX GRX P7	C588	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX P7	
E14	PEG HTX GRX P8	C569	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX P8	
C15	PEG HTX GRX P9	C590	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX P9	
K13	PEG HTX GRX P10	C571	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX P10	
G13	PEG HTX GRX P11	C592	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX P11	
K10	PEG HTX GRX P12	C573	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX P12	
G10	PEG HTX GRX P13	C595	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX P13	
D8	PEG HTX GRX P14	C575	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX P14	
K4	PEG HTX GRX P15	C596	1	2 PX@	0.22U 0402 6.3V6K	PEG HTX_C_GRX P15	

Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)




Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Compal Electronics, Inc. PROCESSOR(3/7) DDRIII	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Sherry and Royal	Rev 0.1
Date: Thursday, February 02, 2012				Sheet	7 of 55




These pins are for solder joint reliability and non-critical to function. For BGA only.

CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed




UMA, Optimus eDP 啟動
DISO eDP 關閉

eDP enable	
CFG4	* 1: Disable 0: Enable



PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) 1x16 PCI Express 10: 2x8 PCI Express 01: Reserved 00: 1x8, 2x4 PCI Express



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

Security Classification		Compal Secret Data		Title		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	PROCESSOR(4/7) RSVD, CFG		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev
Date:	Thursday, February 02, 2012	Sheet	8 of 55	Sherry and Royal		0.1

INTEL Recommend VCC
4*470UF,12*22uF(0805) and 35*2.2uF(0402)
PD0.8
CAP at Power side

INTEL Recommend VCCIO
2*330UF,10*10uF(0603) and 26*1uF(0402)
PD0.8
CAP at Power side

POWER

UCPU1F

8.5A

+CPU_CORE

ULV type
DC 33A

- A26 VCC[1]
- A29 VCC[2]
- A31 VCC[3]
- A34 VCC[3]
- A35 VCC[4]
- A38 VCC[5]
- A39 VCC[6]
- A42 VCC[7]
- C26 VCC[8]
- C27 VCC[9]
- C32 VCC[10]
- C34 VCC[11]
- C37 VCC[12]
- C39 VCC[13]
- C42 VCC[14]
- D27 VCC[15]
- D32 VCC[16]
- D34 VCC[17]
- D37 VCC[18]
- D39 VCC[19]
- D42 VCC[20]
- E28 VCC[21]
- E28 VCC[22]
- E32 VCC[23]
- E34 VCC[24]
- E37 VCC[25]
- E38 VCC[26]
- F25 VCC[27]
- F26 VCC[28]
- F28 VCC[29]
- F32 VCC[30]
- F34 VCC[31]
- F37 VCC[32]
- F38 VCC[33]
- F42 VCC[34]
- G42 VCC[35]
- H25 VCC[36]
- H26 VCC[37]
- H28 VCC[38]
- H29 VCC[39]
- H32 VCC[40]
- H34 VCC[41]
- H35 VCC[42]
- H37 VCC[43]
- H39 VCC[44]
- H40 VCC[45]
- J25 VCC[46]
- J26 VCC[47]
- J28 VCC[48]
- J29 VCC[49]
- J32 VCC[50]
- J34 VCC[51]
- J35 VCC[52]
- J37 VCC[53]
- J38 VCC[54]
- J40 VCC[55]
- J42 VCC[56]
- K26 VCC[57]
- K27 VCC[58]
- K29 VCC[59]
- K32 VCC[60]
- K34 VCC[61]
- K35 VCC[62]
- K37 VCC[63]
- K39 VCC[64]
- K42 VCC[66]
- L25 VCC[67]
- L28 VCC[68]
- L33 VCC[69]
- L36 VCC[70]
- L40 VCC[71]
- N26 VCC[72]
- N30 VCC[73]
- N34 VCC[74]
- N38 VCC[76]


CORE SUPPLY

PEG IO AND DDR IO

- AF46 VCCIO[1]
- AG48 VCCIO[2]
- AG50 VCCIO[3]
- AG51 VCCIO[4]
- AJ17 VCCIO[5]
- AJ21 VCCIO[6]
- AL25 VCCIO[7]
- AL43 VCCIO[8]
- AL47 VCCIO[9]
- AK50 VCCIO[10]
- AK51 VCCIO[11]
- AL14 VCCIO[12]
- AL15 VCCIO[13]
- AL18 VCCIO[14]
- AL20 VCCIO[15]
- AL22 VCCIO[16]
- AL26 VCCIO[17]
- AL45 VCCIO[18]
- AL48 VCCIO[19]
- AM16 VCCIO[20]
- AM17 VCCIO[21]
- AM21 VCCIO[22]
- AM43 VCCIO[23]
- AM47 VCCIO[24]
- AN20 VCCIO[25]
- AN42 VCCIO[26]
- AN45 VCCIO[27]
- AN48 VCCIO[29]
- AA14 VCCIO[30]
- AA15 VCCIO[31]
- AB17 VCCIO[32]
- AB20 VCCIO[33]
- AC13 VCCIO[34]
- AD16 VCCIO[35]
- AD18 VCCIO[36]
- AD21 VCCIO[37]
- AE14 VCCIO[38]
- AE15 VCCIO[39]
- AF16 VCCIO[40]
- AF18 VCCIO[41]
- AF20 VCCIO[42]
- AG15 VCCIO[43]
- AG16 VCCIO[44]
- AG17 VCCIO[45]
- AG20 VCCIO[46]
- AG21 VCCIO[47]
- AJ14 VCCIO[48]
- AJ15 VCCIO[49]

For PEG




For DDR



QUIET RAILS

SVID



SENSE LINES



Should change to connect form power circuit & layout differential with VCCIO_SENSE.


Check list 1.5

IVY-BRIDGE_BGA1023




INTEL Recommend VAXG
 2*470uF, 6*22uF(0805) and 6*10uF(0603)
 11*1U(0402)
 PD0.8

POWER





SA_DIMM_VREFDQ
 SB_DIMM_VREFDQ
 Check list1.5 P18 M1 default M3 no stuff

INTEL Recommend VDDQ
 1*330uF, 8*10uF(0603), 10*1uF(0402)
 PD0.8






SGA20331E10 S POLY C 330U
 2V Y D2 LESR M EEF5X H1.9




INTEL Recommend VCCPLL
 1*330uF, 2*1uF(0402)
 PD0.8



INTEL Recommend VCCSA
 1*330uF, 5*10uF(0603), 5*1uF(0402)
 PD0.8



VCCSA ULV					
VID0	VID1	Vout	HR	CR	
0	0	0.9V	V	V	
0	1	0.85V	V	V	
1	0	0.775V	X	V	
1	1	0.75V	X	V	







Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	2011/06/24
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Sherry and Royal Date: Thursday, February 02, 2012
				Rev 0.1 Sheet 11 of 55


All VREF traces should have 10 mil trace width



Layout Note:
Place near JDIMM1



Layout Note:
Place near JDIMM1.203,204





<Address: SA1:SA0=00>

Channel A


DIMM_1 Standard H:4.0mm

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc. DDRIII DIMMB	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Size	Customer Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
				Date:	Thursday, February 02, 2012
				Sheet	12 of 55

RTC/ST close to RAM door






INTRVMEN
 * H : Integrated VRM enable
 L : Integrated VRM disable
 (INTRVMEN should always be pull high.)




HDA_SDO
 ME debug mode this signal has a weak internal PD
 * Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)




This signal has a weak internal pull-down
 On Die PLL VR Select is supplied by
 * 1.5V when sampled high
 1.8V when sampled low
 Needs to be pulled High for Huron River platform





Prevent back drive issue.



8MB SPI ROM FOR ME & Non-share ROM.



U6 Rersver 4M+2M Solution




Disable w/ HM70

L=500mil S=15mil

L=500mil S=15mil


No use PH 10K +3VS

**GPIO19 has internal Pull up
GPIO21 Debug Port DG 1.2 PH 4.7K +3VS**





Boot BIOS Strap		
Boot BIOS	GPIO51	GPIO19
LPC	0	0
Reserved	0	1
-	1	0
* SPI	1	1

Reserve for EMI




Security Classification	Compal Secret Data	
Issued Date	2011/06/24	Deciphered Date
		2012/07/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title PCH (1/9) SATA,HDA,SPI, LPC, XDP		
Size Custom	Document Number Sherry and Royal	Rev 0.1
Date	Thursday, February 02, 2012	Sheet 13 of 55




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				Sherry and Royal	
				Date: Thursday, February 02, 2012	Sheet 15 of 55




Check list 1.5 P.60 disable Graphics
 ALL Can NC
 but DAC_IREF still need PD

LVDS disable:
 DATA/Clock/Control an NC
 VCC_TX_LVDS,VCCA_LVDS PD to GND

CRT disable:
 DATA/Clock/Control an NC
 VCCADAC connect to +3VS
 DAC_IREF connect 1K_0402_5%




UM77 not support
 LVDS/CRT



CRT disable
 use 1K_0402_5%



U13D




LVDS

CRT

Digital Display Interface



Place close to connector side




HDMI

- HDMI D2
- HDMI D1
- HDMI D0
- HDMI CLK

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PANTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Sherry and Royal Date: Thursday, February 02, 2012
				Rev 0.1
				Sheet 16 of 55

HDA_SYNC PH(PLL =+1.5VS)

GPIO28
On-Die PLL Voltage Regulator
 This signal has a weak internal pull up
 * H : On-Die PLL voltage regulator enable
 L : On-Die PLL Voltage Regulator disable





Debug Port DG 1.2 PH 4.7K +3VALW_PCH




Fan Tachometer Inputs
 TACH1~7 only on server
 can insted to GPIO

No use PH 10K +3VS	PCH_GPIO00	T7
No use PH 10K +3VS	PCH_GPIO1	A42
No use PH 10K +3VS	PCH_GPIO6	H36
No use PH 10K +3VALW	[37] EC_SCI#	E38
No use PH 10K +3VALW	[37] EC_SMI#	C10
No use PH +3VALW	PCH_GPIO12	C4
No use PH +3VALW	[37] EC_LID_OUT#	G2
No use PH +3VS	[31] mSATA_DET#	U2
No use PH +3VS	[22,49] VGA_PWRGD	D40
No use PH 10K +3VS	[31] BT_DISABLE	T5
No use PH +3VALW	DDR3	E8
No use PD 10K to GND	EC_LID_OUT#	E16
No use PH 10K +3VALW	PCH_GPIO28	P8
No use PH 10K +3VS	[31] PCH_BT_ON#	K1
No use can NC	PCH_GPIO35	K4
Can't PH	PCH_GPIO36	V8
Can't PH	PCH_GPIO37	M5
No use PH 10K +3VS	OPTIMUS_EN#	N2
No use PH 10K +3VS	PCH_GPIO39	M3
No use PH 10K +3VS	PCH_GPIO48	V13
SATA5GP&TEMP_ALERT# CRB PH 10K +3VS	PCH_GPIO49	V3
No use PH +3VALW	PCH_GPIO57	D6


Deep S4,S5 wake event signal
 RTC alarm,Power BTN,GPIO27
 PCH_GPIO27 (Have internal Pull-High)
 Deep S4,S5 wake event signal




SATA2GP/GPIO36 & SATA3GP/GPIO37
 Sampled at Rising edge of PWROK.
 Weak internal pull-down.
 (weak internal pull-down is disabled
 after PLTRST# de-asserts)
 NOTE: This signal should NOT be
 pulled high when strap is sampled



GPIO24 Unmultiplexed
 NOTE: GPIO24 configuration
 register bits are not cleared by
 CF9h reset event.
 CRB1.0 PH10K to +3VALW



GPIO38	
OPTIMUS_EN#	
Muxless	0
nonMuxless	1



GPIO36/GPIO37 is Strap functionality
 that requires internal pull down to be sampled at rising PWROK.
 When uses as SATA2GP/SATA3GP for mechanical presence detect
 -use an external pull up 150K-200K ohm to Vcc3_3
 When used as GP input
 -ensure GPI is not driven high during strap sampling window
 When Unused as GPIO or SATA*GP
 -use 8.2K-10K pull-down
 check list page 47


U13F

BMBUSY# / GPIO0	TACH4 / GPIO68
TACH1 / GPIO1	TACH5 / GPIO69
TACH2 / GPIO6	TACH6 / GPIO70
TACH3 / GPIO7	TACH7 / GPIO71
GPIO8	
LAN_PHY_PWR_CTRL / GPIO12	
GPIO15	
SATA4GP / GPIO16	
TACH0 / GPIO17	
SLOCK / GPIO22	
GPIO24 / MEM_LED	
GPIO27	
GPIO28	
STP_PC# / GPIO34	
GPIO35	
SATA2GP / GPIO36	
SATA3GP / GPIO37	
SLOAD / GPIO38	
SDATAOUT0 / GPIO39	
SDATAOUT1 / GPIO48	
SATA5GP / GPIO49	
GPIO57	

VSS_NCTF_1	BG2
VSS_NCTF_2	BG48
VSS_NCTF_3	BH3
VSS_NCTF_4	BH47
VSS_NCTF_5	BJ4
VSS_NCTF_6	BJ44
VSS_NCTF_7	BJ45
VSS_NCTF_8	BJ46
VSS_NCTF_9	BJ5
VSS_NCTF_10	BJ6
VSS_NCTF_11	C2
VSS_NCTF_12	C48
VSS_NCTF_13	D1
VSS_NCTF_14	D49
	E1
	E49
	F1
	F49


PANTHER_FCBGA989

<-BOM Structure>



PCH_GPIO#	Function
0	13/14 "
1	NA
0	USB3.0 by PCH
1	USB3.0 by NEC

Need?




INIT3_3V Checklist1.5 P.69
 This signal has weak internal
 PU, can't pull low,leave NC

TS_VSS1~4
 PD to GND



9/15 Layout
 request remove
 Test point
 They will route
 by itself







VCC3_3 = 266mA detail waiting for newest spec
 VCCDMI = 42mA detail waiting for newest spec

GPIO28
 On-Die PLL Voltage Regulator
 H : On-Die PLL voltage regulator
 enable
 VCCFDIPLL,VCCAPLLEXP,VCCAPLLDMI2
 ,VCCAPLLSATA




Isolation between SSC (AG33)
 and DIFFCLKN(AF33,AF34,AG34)
 18mil width(DIFFCLKN)
 10mil (SSC)

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title PCH (8/9) PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Customer	Document Number			Rev 0.1	
Date	Thursday, February 02, 2012			Sheet 20 of 55	




Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (9/9) VSS Document Number Sherry and Royal Date: Thursday, February 02, 2012
				Rev 0.1
				Sheet 21 of 55

[5] PEG_HTX_C_GRX_P[15..0] → PEG HTX GRX P[15..0]
 [5] PEG_HTX_C_GRX_N[15..0] → PEG HTX GRX N[15..0]





PCI EXPRESS INTERFACE



216-0774207-A11ROB_FCBGA631


PCIE LANE

PEG GTX HRX P[0..15] → PEG GTX HRX P[0..15] [5]
 PEG GTX HRX N[0..15] → PEG GTX HRX N[0..15] [5]





216-0774207-A11ROB_FCBGA631






PX@ LVDS




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title
				SeymourXT-S3 PCIE/LVDS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date:	Thursday, February 02, 2012	Sheet	22	of 55




0117 AMD request to stuff R320



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/12	Deciphered Date	2013/10/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SeymourXT S3 BACO POWER
Size	C	Document Number	Sherry and Royal	Rev
Date:	Thursday, February 02, 2012	Sheet	24	of 55



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title SeymourXT-S3 DP PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Rev 0.1
				Date: Thursday, February 02, 2012	Sheet 25 of 55



9/28 Reserved for VGA_CORE
10/8 change to B2 size

11.8A(RMS)/12.9A(Peak)





7/22 modify

0120 change power rail to +PCIE_VDDR


For Seymour, PCIE_PVDD, PCIE_VDD

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SeymourXT-S3 PWR/GND	
Size	C	Document Number		Rev	0.1
Date:	Thursday, February 02, 2012	Sheet	26	of	55

- [28] M_DA[63..0] M_DA[63..0]
- [28] M_MA[13..0] M_MA[13..0]
- [28] M_DQM[7..0] M_DQM[7..0]
- [28] M_DQS[7..0] M_DQS[7..0]
- [28] M_DQS#[7..0] M_DQS#[7..0]







Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
K4W1G1646G-BC11 Samsung 128MB PN:SA00004GS00	R461	R360	R362
H5TQ1G63DFR-11C Hynix 128MB PN:SA000041S20	R462	R359	R362
K4W2G1646C-BC11 Samsung 256MB PN:SA000047Q00	R461	R360	R361
H5TQ2G63BFR-11C/H5TQ2G63DFR-11C Hynix 256MB PN:SA00003YO10/ SA00003YOA0	R462	R359	R361



Route 50ohms single-ended/100ohm diff and keep short debug only, for clock observation,if not need, DNI.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SeymourXT-S3 MEM Interface Document Number Rev 0.1
Date:	Thursday, February 02, 2012	Sheet	27	of 55

- [27] M_DA6[3..0] M_DA6[3..0]
- [27] M_MA[13..0] M_MA[13..0]
- [27] M_DQM[7..0] M_DQM[7..0]
- [27] M_DQS[7..0] M_DQS[7..0]
- [27] M_DQS# [7..0] M_DQS# [7..0]




ref 139-02 recommend
add off page
Park SCL recommend pu 60.4 ohm
be 150VGS rate


VRAM P/N :
Hynix : SA000041S10 (S IC D3 64MX16 H5TQ1G63BFR-11C FBGA C38!)
Samsung : SA000041T10 (S IC D3 64MX16 K4W1G1646-HC11 FBGA C38!)
update VRAM PN 0619 update

Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	SeymourXT-S3 VRAM
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date:	Thursday, February 02, 2012	Sheet	28	of 55


LCD POWER CIRCUIT




CMOS Camera



VGA LCD/PANEL BD. Conn.




Security Classification	Compal Secret Data			Compal Electronics, Inc. LVDS/CAMERA		
Issued Date	2011/06/15	Deciphered Date	2012/07/11			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Sherry and Royal	Rev
				Custom		0.1
Date:	Thursday, February 02, 2012	Sheet	29	of	55	



Security Classification	Compal Secret Data			Compal Electronics, Ltd.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	HDMI CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	Rev
				Sherry and Royal	0.1
				Date: Thursday, February 02, 2012	Sheet 30 of 55


Mini-Express Card for WLAN/WiMAX(Half)
Mini-Express Card for SSD(Full)

Mini-Express Card(WLAN/WiMAX)









Mini-Express Card(SSD)

SSD Active:4.5W(1.5A)




9/18 Increase for Intel AOAC function



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/21	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Sherry and Royal		Rev 0.1
Date:	Thursday, February 02, 2012	Sheet	31	of 55




H: Enable internal Regular
L: Disable




Rising time (10%-90%)ms <Rising time <100ms



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN-RTL8111F/8105E
Date:	Thursday, February 02, 2012	Sheet	32	of 55




Place Close to T71




Place Close to T72

D34/D35
 1'S PN:SC300001G00
 2'S PN:SC300002E00



Reserve gas tube for EMI go rural solution


Place Close to T1, T2






SANTA_130460-3
 DC231112261

Reserve for EMI go rural solution

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title LAN_Transformer	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev 0.1
				Document Number	Sherry and Royal
Date:	Thursday, February 02, 2012	Sheet	33	of	55








SMSC thermal sensor placed near by VRAM



REMOTE1, 2+/-:
Trace width/space: 10/10 mil
Trace length: <8"

FAN1 Conn




M/B 橢圓孔 M/B KB 橢圓孔

F G


Security Classification	Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Sherry and Royal
Date: Thursday, February 02, 2012				Sheet 34 of 55

SATA HDD Conn.



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		HDD/ODD/BT Connector	
2011/06/15		2012/07/11		Sherry and Royal	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Custom	0.1
				Date:	Thursday, February 02, 2012
				Sheet	35 of 55






600ohms @100MHz 1A
P/N: SM01000BU00




Power down (PD#) power stage for save power
0V: Power down power stage
3.3V: Power up power stage

MIC Sense
R939 place near pin13
Capless HP Sense
R940 place near pin34

Pin Assignment	Location	Function
SPK-OUT (Pin40/41/44/45)	Internal	Int Speaker
Capless HP-OUT (Pin32/33)	External	Headphone out
MIC1 (Pin21/22)	External	Mic in










Vcc	3.3V +/- 5%				
R694	100K +/- 5%				
Board ID	R695	VAD_BID min	VAD_BID typ	VAD_BID max	
0	0	0 V	0 V	0 V	MP
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	PVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	DVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	EVT

PN : SA000040B20 S IC KB9012QF A3 LQFP 128P KB CONTROLLER


Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BIOS & EC I/O Port
Size Custom	Document Number	Sherry and Royal		Rev 0.1
Date:	Thursday, February 02, 2012	Sheet	37	of 55




Power Board





LED Board





IO Board



Security Classification	Compal Secret Data		Title Compal Electronics, Inc. ROM/KBD/PWR/CR/LED/TP Conn.
Issued Date	2011/06/15	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size C Document Number Sherry and Royal
Date:	Thursday, February 02, 2012	Sheet	38 of 55




Place TX AC coupling Cap (C843-C850). Close to connector







For EMI request

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB3.0/Left USB Ports Size: Custom Document Number: Rev 0.1 Date: Thursday, February 02, 2012 Sheet: 39 of 55






+5VALW TO +5VS





+3VALW TO +3VS




+1.5V_IO to +1.5VS




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
Size	Document Number	Sherry and Royal		Rev	0.1
Date:	Thursday, February 02, 2012	Sheet	40	of	55





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	PWR DCIN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	C38-G series Chief River Schematic ^{0.1}
				Date:	Thursday, February 02, 2012 Sheet 41 of 55




PH1 undervoltage protection at 93 +-3 degree C
Recovery at 56 +-3 degree C
For KB930 --> Keep PU201 circuit (Vth = 1.25V)
For KB9012 (Red square) --> Remove PU201 circuit, but keep PR206, PH201, PR205, PR211, PQ201, PR208, PR212



90W(DIS) : PR205=4.42K
 PR210=27.4K
 65W(UMA) : PR205=402(SD034020080)
 PR210=5.11K




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number C38-G series Chief River Schematic Date: Thursday, February 02, 2012 Sheet 42 of 55



CHGVADJ=(Vcell-4)/0.10627

Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V


CC=0.25A-3A
IREF=1.016*Icharge
IREF=0.254V~3.048V
VCHLIM need over 95mV



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/13	Deciphered Date	2012/07/11	Title	
				CHARGER	
				C38-G series Chief River Schematic	
				Date: Thursday, February 02, 2012	Sheet 43 of 55

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Note:
 Use TPS51125 IC can remove RTC refernece LDO
 Use TPS51427 IC must keep RTC refernece LDO




+3.3VALWP OCP (min) = 5.81A
 +5VALWP OCP (min) = 8.44A

[37] EC_ON
 [37,42] MAINPWON

Security Classification		Compal Secret Data		Title	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				C38-G series Chief River Schematic	
Date: Thursday, February 02, 2012		Sheet 44 of 55			

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

Note: S3 - sleep ; S5 - power off




1.8VSP max current=4A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	PWR-+1.5VP/+1.8VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	C38-G series Chief River Schematic			Rev 0.1
Date:	Thursday, February 02, 2012	Sheet	45	of	55



STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

Note: S3 - sleep ; S5 - power off



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	PWR-+1.5VP/+1.8VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	C38-G series Chief River Schematic	Rev	0.1
Date:	Thursday, February 02, 2012	Sheet	46	of	55

[10,37,40,45,46,49] SUSP#




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	PWR +1.05VS_VCCPP/
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date	Thursday, February 02, 2012
				Sheet	47 of 55
				Rev	0.1
				C38-G series Chief River Schematic	


VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V


output voltage adjustable network

+VCCSAP
TDC 4.2A
Peak Current 6A
OCP current 7.2A

+VCCSAP  +VCCSA

The 1k PD on the VCCSA VIDs are empty. These should be stuffed to ensure that VCCSA VID is 00 prior to VCCIO stability.






		Seymour
GPU_VID1	GPU_VID0	Core Voltage Level
1	1	0.9V
1	0	1.0V
0	1	1.05V
0	0	1.12V

+VGA_COREP
I_{ocp} = 32.5A

VGA_PCIE	1.0V	1.1V
PR819	4.53K	3K







+VGFX_CORE:
 VID1=1.23V
 IccMax=33A
 Icc_TDC=21.5A
 Icc_Dyn=20.2A
 OCP~40A

For ULV 17W 1+1
 CPU_CORE LL= -2.9mΩ,
 GFX_CORE LL= -3.9mΩ,
 L DCR=1.1mΩ

Rds (on)
 typ=2.6mΩ
 max=3.2mΩ

+CPU_CORE:
 VID1=0.9V
 IccMax=33A
 Icc_TDC=25A
 Icc_Dyn=28A
 OCP~40A

Security Classification	Compal Secret Data		Title	
Issued Date	2009/12/01	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number C38-G series Chief River Schematic Date: Thursday, February 02, 2012
				Rev 0.1
				Sheet 50 of 55




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU_CORE_CAP Rev 0.1
Date:	Thursday, February 02, 2012	Sheet	51	of 55

Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
Size	Custom	Document Number	C38-G series Chief River Schematic		Rev
Date:	Thursday, February 02, 2012	Sheet	52	of	55

COMPAL CONFIDENTIAL

MODEL NAME: *Power Sequence Block Diagram*
PCB NAME: *LA-7981P*
REVISION:
DATE: *2011/07/13*



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Sherry and Royal	0.1
				Date: Thursday, February 02, 2012	Sheet 53 of 55

Item	Reason for change	PG#	Modify List	Date	Phase
1	Initial				DVT
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					

Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	HW-PIR1	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Date: Thursday, February 02, 2012 Sheet 54 of 55	Rev 0.1 Sherry and Royal

www.s-manuals.com