

Compal Confidential

Model Name : VIUS3/S4
File Name : LA-8952PR01
BOM P/N:43

Compal Confidential

VIUS3/S4 M/B Schematics Document

Intel Ivy Bridge ULV Processor + Panther Point PCH AMD Seymour XT

2013-01-07

REV : 0 . 1

Security Classification	Compal Secret Data		Title		<i>Compal Electronics, Inc.</i>	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Cover Page		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	0.1
				Date	Thursday, January 10, 2013	Sheet 1 of 55

Voltage Rails

power plane	+B	+5VALW	+1.5V	+5VS +3VS +1.5VS +1.05VS_VTT +CPU_CORE +VGA_CORE +VCC_GFXCORE_AXG
		+3VALW	+1.5V_IO	+1.8VS +0.75VS
State				
S0	○	○	○	○
S3	○	○	○	✗
S5 S4/AC	○	○	✗	✗
S5 S4/ Battery only	○	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b	Thermal Sensor F75303M	1001_101xb

PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

AMD-GPU SM Bus address

Device	Address
Internal thermal sensor	1001 111Xb (0x9E)

SMBUS Control Table

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN WWAN	Thermal Sensor	PCH
SMB_EC_CK1	KB9012	✗	✓	✗	✗	✗	✗	✗
SMB_EC_DA1	+3VALW		+3VALW					
SMB_EC_CK2	KB9012	✗	✗	✗	✗	✗	✗	✓
SMB_EC_DA2	+3VALW							+3VS
SMBCLK	PCH	✗	✗	✗	✓	✓	✗	✗
SMBDATA	+3VALW				+3VS	+3VS		
SML0CLK	PCH	✗	✗	✗	✗	✗	✗	✗
SML0DATA	+3VALW							
SML1CLK	PCH	✓	✗	✓	✗	✗	✓	✗
SML1DATA	+3VALW	+3VS		+3VS			+3VS	

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

Board ID / SKU ID Table for AD channel

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Vcc	3.3V +/- 5%
Ra/Rc/Re	100K +/- 5%

Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max	Project	Phase
0	0	0 V	0 V	0 V	G-series	MP
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	G-series	PVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	G-series	DVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	G-series	EVT
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	Y-series	EVT
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	Y-series	DVT
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	Y-series	PVT
7	NC	2.500 V	3.300 V	3.300 V	Y-series	MP

USB Port Table

USB 3.0	USB 2.0	Port	3 External USB Port
xHCI1	EHCI1	0	
xHCI2		1	USB 3.0 Port (Left Side)
xHCI3		2	Mini Card(WLAN)
xHCI4		3	Touch Panel
		4	X (USB PORT disabled on HM70)
		5	X (USB PORT disabled on HM70)
		6	X (USB PORT disabled on HM70)
		7	X (USB PORT disabled on HM70)
		8	USB/B (Right Side USB-BD)
		9	USB/B (Right Side USB-BD)
		10	USB Port (Right Side CR-BD)
		11	Camera (LVDS)
		12	X (USB PORT disabled on HM70)
	13	X (USB PORT disabled on HM70)	

HM70 Disable xHCI3, xHCI4

BOM Structure Table

BTO Item	BOM Structure
INTEL UMA only	UMA@
GPU:Seymour XT	PX@
HDMI	HDMI@
HDD1 (HM77 SATA 3.0)	HDD1@
HDD2 (HM70 SATA 2.0)	HDD2@
Intel-USB3.0	USB3@
PCH HM77@	HM77@
PCH HM70@	HM70@
10/100 LAN	8105@
GIGA LAN	8111@
AOAC	AOAC@
CMOS	CMOS@
Deep S3	DS3@
mSATA SSD	mSATA@
Connector	ME@
45 LEVEL	45@
Unpop	@

SATA Port Table

	HM77	HM70	
SATA P0	GEN3/2/1	GEN3/2/1	SSD
SATA P1	GEN3/2/1	Disable	HDD (HM77)
SATA P2	GEN2/1	GEN2/1	HDD (HM70)
SATA P3	GEN2/1	Disable	
SATA P4	GEN2/1	GEN2/1	
SATA P5	GEN2/1	GEN2/1	

HM70 Disable P1,P3

PCIe Port Table

	HM77	HM70	
PCIe P1	Enable	Enable	LAN
PCIe P2	Enable	Enable	WLAN
PCIe P3	Enable	Enable	
PCIe P4	Enable	Enable	
PCIe P5	Enable	Disable	
PCIe P6	Enable	Disable	
PCIe P7	Enable	Disable	
PCIe P8	Enable	Disable	

HM70 Disable P5,P6,P7,P8

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number		Rev
				LA-8952P		0.1
				Date: Thursday, January 10, 2013 Sheet 3 of 55		

Notes List

Power-Up/Down Sequence

- All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.
- VDDR3 should ramp-up before or simultaneously with VDDC.
- For LVDS, DPx_VDD10 should ramp-up before DPx_VDD18 and the PCIe Reference clock should begin before DPx_VDD18. For power-down, DPx_VDD18 should ramp-down before DPx_VDD10.
- The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD_CT starts to ramp-up (or vice versa).)

VDDR3(3.3VGS)

PCIE_VDDC(1.0V)

VDDR1(1.5VGS)

VDDC/VDDCI(1.12V)

VDD_CT(1.8V)


PERSTb

REFCLK


Straps Reset

Straps Valid

Global ASIC Reset



CPU part



PCH part




Without BACO option :

PXS_RST# : Low -> Reset dGPU ; High -> Normal operation
PXS_PWREN : Low -> dGPU Power OFF ; High -> dGPU Power ON

BACO option :

PXS_RST# : High -> Normal operation (dGPU is not reset on BACO mode)
PXS_PWREN : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)

dGPU Power Pins	Voltage	PX 3.0	BACO Mode	Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD, DP[D:A]_VDD18, AVDD, VDD1D1, A2VDDQ, VDD2D1, DPLL_PVDD, MPV18, and SPV18	1.8V	OFF	ON	1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and SPV10	1.0V	OFF	ON	575mA
PCIE_VDDC	1.0V	OFF	ON	2A
VDDR3, and A2VDD	3.3V	OFF	ON	190mA
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode) BIF_VDDC=VGA_CORE When GPU enable BIF_VDDC=1.0V When BACO	Same as VDDC	OFF	ON Same as PCIE_VDDC	70mA
VDDR1	1.5V	OFF	OFF	2.8A
VDDC/VDDCI	1.12V	OFF	OFF	12.9A




PCB part




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-8952P	0.1
				Date	Sheet
				Thursday, January 10, 2013	4 of 55

PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
 PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms



Layout placement: Place close to U8 (GPU)



eDP_COMP and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms, can't be left floating, even if disable eDP function...




W=12mil L=500mil S=15mil



Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Doc Number
				Custom	LA-8952P
				Date:	Thursday, January 10, 2013
				Sheet	5 of 55

PCH->CPU
 UNCOREPWRGOOD:非CORE外的電OK
 SM_DRAMPWROK:DRAM power ok
 RESET#:CPU後請CPU微reset



UNCOREPWRGOOD:非CORE外的電OK
 SM_DRAMPWROK:DRAM power ok





PROC_SELECT#
 PH VCPLL and connect to PCH DF_TV5





+1.05VS_VTT
 CLK_CPU_DPLL# R517 2 1 1K 0.402 5%
 CLK_CPU_DPLL R516 2 1 1K 0.402 5%
 Checklist1.5 P.67 Graphis Disable Guide
 DIS only SKU eDP disable
 DPLL_REF_SSCLK PD 1K_5% to GND
 DPLL_REF_SSCLK# PH 1K_5% to +1.05VS_VTT

SM_RCMP0,SM_RCMP1
 W=20mil L=500mil S=13mil
 SM_RCMP2
 W=15mil L=500mil S=13mil


DDR3 Compensation Signals



XDP DBRESET# R312 2 1 1K 0.402 5%
 Tacoma_Fall2 1.0 PH 1K +3VS
 Check list 1.5 PH 1K +3VS
 Debug port DG1.1-1.3 50-5K ohm



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Processor(3/7) DDRIII
Size	Document Number	Date	Thursday, January 10, 2013	Rev
Custom	LA-8952P	Sheet	6	0.1




DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B

IVY-BRIDGE_BGA1023

IVY-BRIDGE_BGA1023

Follow CRB1.0






S0
DRAMRST_CNTRL_PCH hghih ,MOS ON
SM_DRAMRST# HIGH,DDR3 DRAMRST# HIGH
Dimm not reset


S3
DRAMRST_CNTRL_PCH Low ,MOS OFF
SM_DRAMRST# lo,DDR3 DRAMRST# HIGH
Dimm not reset

S4,S
DRAMRST_CNTRL_PCH Low ,MOS OFF
SM_DRAMRST# lo,DDR3 DRAMRST# low
Dimm reset


Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Compal Electronics, Inc. PROCESSOR(3/7) DDRIII	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-8952P	Rev 0.1
Date: Thursday, January 10, 2013				Sheet	7 of 55




CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed



eDP enable	
CFG4	* 1: Disable 0: Enable



PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) 1x16 PCI Express 10: 2x8 PCI Express 01: Reserved 00: 1x8,2x4 PCI Express



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

These pins are for solder joint reliability and non-critical to function. For BGA only.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-8952P	Rev 0.1
				Date: Thursday, January 10, 2013	Sheet 8 of 55

INTEL Recommend VCC
4*470UF,12*22uF(0805) and 35*2.2uF(0402)
PD0.8
CAP at Power side

INTEL Recommend VCCIO
2*330UF,10*10uF(0603) and 26*1uF(0402)
PD0.8
CAP at Power side

POWER

UCPU1F

8.5A

ULV type
DC 33A

+CPU_CORE

- A26 VCC[1]
- A29 VCC[2]
- A31 VCC[3]
- A34 VCC[4]
- A35 VCC[5]
- A38 VCC[6]
- A39 VCC[7]
- A42 VCC[8]
- C26 VCC[9]
- C27 VCC[10]
- C32 VCC[11]
- C34 VCC[12]
- C37 VCC[13]
- C39 VCC[14]
- C42 VCC[15]
- D27 VCC[16]
- D32 VCC[17]
- D34 VCC[18]
- D37 VCC[19]
- D39 VCC[20]
- D42 VCC[21]
- E28 VCC[22]
- E32 VCC[23]
- E34 VCC[24]
- E37 VCC[25]
- E38 VCC[26]
- F25 VCC[27]
- F26 VCC[28]
- F28 VCC[29]
- F32 VCC[30]
- F34 VCC[31]
- F37 VCC[32]
- F38 VCC[33]
- F42 VCC[34]
- G42 VCC[35]
- H25 VCC[36]
- H26 VCC[37]
- H28 VCC[38]
- H29 VCC[39]
- H32 VCC[40]
- H34 VCC[41]
- H35 VCC[42]
- H37 VCC[43]
- H39 VCC[44]
- H40 VCC[45]
- J25 VCC[46]
- J26 VCC[47]
- J28 VCC[48]
- J29 VCC[49]
- J32 VCC[50]
- J34 VCC[51]
- J35 VCC[52]
- J37 VCC[53]
- J38 VCC[54]
- J40 VCC[55]
- J42 VCC[56]
- K26 VCC[57]
- K27 VCC[58]
- K29 VCC[59]
- K32 VCC[60]
- K34 VCC[61]
- K35 VCC[62]
- K37 VCC[63]
- K39 VCC[64]
- K42 VCC[65]
- L25 VCC[66]
- L28 VCC[68]
- L33 VCC[69]
- L36 VCC[70]
- L40 VCC[71]
- N26 VCC[72]
- N30 VCC[73]
- N34 VCC[74]
- N38 VCC[75]
- VCC[76]


CORE SUPPLY

PEG IO AND DDR IO

- AF46 VCCI[1]
- AG48 VCCI[2]
- AG50 VCCI[3]
- AG51 VCCI[4]
- AJ17 VCCI[5]
- AJ21 VCCI[6]
- AL25 VCCI[7]
- AL43 VCCI[8]
- AL47 VCCI[9]
- AK50 VCCI[10]
- AK51 VCCI[11]
- AL14 VCCI[12]
- AL15 VCCI[13]
- AL16 VCCI[14]
- AL20 VCCI[15]
- AL22 VCCI[16]
- AL26 VCCI[17]
- AL45 VCCI[18]
- AL48 VCCI[19]
- AM16 VCCI[20]
- AM17 VCCI[21]
- AM21 VCCI[22]
- AM43 VCCI[23]
- AM47 VCCI[24]
- AN20 VCCI[25]
- AN42 VCCI[26]
- AN45 VCCI[27]
- AN48 VCCI[28]
- AA14 VCCI[30]
- AA15 VCCI[31]
- AB17 VCCI[32]
- AB20 VCCI[33]
- AC13 VCCI[34]
- AD16 VCCI[35]
- AD18 VCCI[36]
- AD21 VCCI[37]
- AE14 VCCI[38]
- AE15 VCCI[39]
- AF16 VCCI[40]
- AF18 VCCI[41]
- AF20 VCCI[42]
- AG15 VCCI[43]
- AG16 VCCI[44]
- AG17 VCCI[45]
- AG50 VCCI[46]
- AG21 VCCI[47]
- AJ14 VCCI[48]
- AJ15 VCCI[49]

For PEG



For DDR



QUIET RAILS

SVID

SENSE LINES




Place the PU resistors close to CPU

Place the PU resistors close to VR

Should change to connect form power circuit & layout differential with VCCIO_SENSE.

Check list 1.5







Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Document Number			LA-8952P	
Date:	Thursday, January 10, 2013	Sheet	11	of 55


All VREF traces should have 10 mil trace width



Layout Note:
Place near JDIMM1



Layout Note:
Place near JDIMM1.203,204





<Address: SA1:SA0=00>

Channel A


DDIMM_1 Standard H:4.0mm

Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	DDR III DIMMB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		
Custom	LA-8952P	0.1		
Date:	Thursday, January 10, 2013	Sheet	12	of 55


RTCST close to RAM door






★ H : Integrated VRM enable
L : Integrated VRM disable
 (INTVRMEN should always be pull high.)




HDA_SDO
 ME debug mode this signal has a weak internal PD
 ★ Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)





This signal has a weak internal pull-down
On Die PLL VR Select is supplied by
 ★1.5V when sampled high
 1.8V when sampled low
 Needs to be pulled High for Huron River platform





Prevent back drive issue.



2MB SPI ROM FOR ME & Non-share ROM.




U6 Rersver 4M+2M Solution



Disable w/ HM70

No use PH 10K +3VS




GPIO19 has internal Pull up
 GPIO21 Debug Port DG 1.2 PH 4.7K +3VS





Boot BIOS Strap		
Boot BIOS	GPIO51	GPIO19
LPC	0	0
Reserved	0	1
-	1	0
★ SPI	1	1

Security Classification	Compal Secret Data		
Issued Date	2011/06/24	Deciphered Date	2012/07/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.		
Title PCH (I9) SATA,HDA,SPI, LPC, XDP		
Size Custom	Document Number LA-8952P	Rev 0.1
Date	Thursday, January 10, 2013	Sheet 13 of 55



	GPIO67
	DGPU_PRSN#
DIS, Optimus	0
UMA	1




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-8952P
Date:	Thursday, January 10, 2013	Sheet	15 of 55	Rev 0.1




Check list 1.5 P.60 disable Graphics
 ALL Can NC
 but DAC_IREF still need PD

LVDS disable:
 DATA/Clock/Control an NC
 VCC_TX_LVDS,VCCA_LVDS PD to GND

CRT disable:
 DATA/Clock/Control an NC
 VCCADAC connect to +3VS
 DAC_IREF connect 1K_0402_5%




UM77 not support
 LVDS/CRT





CRT disable
 use 1K_0402_5%

Digital Display Interface



HDMI
 HDMI D2
 HDMI D1
 HDMI D0
 HDMI CLK

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title PCH (4/9) LVDS,CRT,DP,HDMI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PANTHER ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-8952P	Rev 0.1
Date: Thursday, January 10, 2013				Sheet	16 of 55






Boot BIOS Strap			
GPIO19 GPIO51 Boot BIOS			
GNT1#/GPIO51	Bit11	Bit10	Destination
Internal	1	0	PCI
PH	1	1	SPI *
	0	0	LPC


CR Check list 1.5 only use for GPIO
No use PH +3VS

Only GPIO function




CR Check list 1.5 only use for GPIO
無須PH(Internal PH),如做GPIO PH +3VS



DMI,FDI Termination Voltage		
DF_TVSS	Set to Vcc when HIGH	HR CPU NC
	Set to Vss when LOW	CR CPU PD




HM70 not support USB port 4,5,6,7,12,13



HDA_SYNC PH(PLL =+1.5VS)



GPIO28
On-Die PLL Voltage Regulator
 This signal has a weak internal pull up
 * H : On-Die PLL voltage regulator enable
 L : On-Die PLL Voltage Regulator disable






Fan Tachometer Inputs
 TACH1~7 only on server
 can insted to GPIO

No use PH 10K +3VS	PCH_GPIO00	T7
No use PH 10K +3VS	PCH_GPIO01	A42
No use PH 10K +3VS	PCH_GPIO06	H36
No use PH 10K +3VALW	<37> EC_SCI#	E38
No use PH 10K +3VALW	<37> EC_SMI#	C10
No use PH +3VALW	PCH_GPIO12	C4
No use PH +3VALW<37> EC_LID_OUT#	EC_LID_OUT#	G2
No use PH +3VS	mSATA_DET#	U2
No use PH +3VS	<22,49> VGA_PWRGD	D40
No use PH 10K +3VS	Blue Booth	E8
No use PH +3VALW	DDR3	E16
No use PD 10K to GND	EC_WAKE#	P8
No use PH 10K +3VALW	PCH_GPIO28	K1
No use PH 10K +3VS	BT ON/OFF	K4
No use can NC	INTEL_BT_OFF#	V8
Can't PH	PCH_GPIO37	M5
Can't PH	PCH_GPIO35	M3
No use PH 10K +3VS	Optimus(L)/ non optimus(H)	N2
No use PH 10K +3VS	PCH_GPIO39	M3
No use PH 10K +3VS	PCH_GPIO48	V13
SATA5GP&TEMP_ALERT# CRB PH 10K +3VS	PCH_GPIO49	V3
No use PH +3VALW	PCH_GPIO57	D6

Deep S4,S5 wake event signal
 RTC alarm,Power BTN,GPIO27
 PCH_GPIO27 (Have internal Pull-High)
 Deep S4,S5 wake event signal




SATA2GP/GPIO36 & SATA3GP/GPIO37
 Sampled at Rising edge of PWROK.
 Weak internal pull-down.
 (weak internal pull-down is disabled
 after PLTRST# de-asserts)
 NOTE: This signal should NOT be
 pulled high when strap is sampled




GPIO24 Unmultiplexed
 NOTE: GPIO24 configuration
 register bits are not cleared by
 CF9h reset event.
 CRB1.0 PH10K to +3VALW

GPIO38	
OPTIMUS_EN#	
Muxless	0
nonMuxless	1





GPIO36/GPIO37 is Strap functionality
 that requires internal pull down to be sampled at rising PWROK.
 When uses as SATA2GP/SATA3GP for mechanical presence detect
 -use a external pull up 150K-200K ohm to Vcc3_3
 When used as GP input
 -ensure GPI is not driven high during strap sampling window
 When Unused as GPIO or SATA*GP
 -use 8.2K-10K pull-down
 check list page 47

PCH_GPIO69	Function
0	non DS3
1	DS3



PCH_GPIO70	Function
0	13/14"
1	NA
PCH_GPIO71	
0	USB3.0
1	USB2.0




GPIO		
No use PH 10K +3VS	PCH_GPIO00	T7
No use PH 10K +3VS	PCH_GPIO01	A42
No use PH 10K +3VS	PCH_GPIO06	H36
No use PH 10K +3VALW	<37> EC_SCI#	E38
No use PH 10K +3VALW	<37> EC_SMI#	C10
No use PH +3VALW	PCH_GPIO12	C4
No use PH +3VALW<37> EC_LID_OUT#	EC_LID_OUT#	G2
No use PH +3VS	mSATA_DET#	U2
No use PH +3VS	<22,49> VGA_PWRGD	D40
No use PH 10K +3VS	Blue Booth	E8
No use PH +3VALW	DDR3	E16
No use PD 10K to GND	EC_WAKE#	P8
No use PH 10K +3VALW	PCH_GPIO28	K1
No use PH 10K +3VS	BT ON/OFF	K4
No use can NC	INTEL_BT_OFF#	V8
Can't PH	PCH_GPIO37	M5
Can't PH	PCH_GPIO35	M3
No use PH 10K +3VS	Optimus(L)/ non optimus(H)	N2
No use PH 10K +3VS	PCH_GPIO39	M3
No use PH 10K +3VS	PCH_GPIO48	V13
SATA5GP&TEMP_ALERT# CRB PH 10K +3VS	PCH_GPIO49	V3
No use PH +3VALW	PCH_GPIO57	D6

9/15 Layout
 request remove
 Test point
 They will route
 by itself


INIT3_3V
 Checklist1.5 P.69
 This signal has weak internal
 PU, can't pull low,leave NC

TS_VSS1-4
 PD to GND



PECI CPU-EC
 CTRL+ALT+DEL
 non CPU power ok
 130c shut down





0419 ESD request to reserve
 PCH_THRMTRIP#_R



PCH Power Rail Table			
Voltage Rail	Voltage	S0 Iccmax Current(A)	
V_PROC_IO	1.05	0.001	Processor I/F
V5REF	5	0.001	PCH Core Well Reference Voltage
V5REF_Sus	5	0.001	Suspend Well Reference Voltag
Vcc3_3	3.3	0.266	I/O Buffer Voltage
VccADAC	3.3	0.001	Display DAC Analog Power. This power is supplied by the core well.
VccADPLLA	1.05	0.08	Display PLL A power
VccADPLLB	1.05	0.08	Display PLL B power
VccCore	1.05	1.3	Internal Logic Voltage
VccDMI	1.05	0.042	DMI Buffer Voltage
VccIO	1.05	2.925	Core Well I/O buffers
VccASW	1.05	1.01	1.05 V Supply for Intel R Management Engine and Integrated LAN
VccSPI	3.3	0.02	3.3 V Supply for SPI Controller Logic
VccDSW	3.3	0.003	3.3v supply for Deep S4/S5 well
VccpNAND	1.8	0.19	1.8V power supply for DF_TV5
VccRTC	3.3	6 uA	Battery Voltage
VccSus3_3	3.3	0.266	Suspend Well I/O Buffer Voltage
VccSusHDA	3.3 / 1.5	0.01	High Definition Audio Controller Suspend Voltage
VccVRM	1.8 / 1.5	0.16	1.8 V Internal PLL and VRMs (1.8 V for Desktop)
VccCLKDMI	1.05	0.02	DMI Clock Buffer Voltage
VccSSC	1.05	0.095	Spread Modulators Power Supply
VccDIFFCLKN	1.05	0.055	Differential Clock Buffers Power Supply
VccALVDS	3.3	0.001	Analog power supply for LVDS (Mobile Only)
VccTX_LVDS	1.8	0.06	Analog power supply for LVDS (Mobile Only)



Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Compal Electronics, Inc. PCH (9/9) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-8952P	Rev 0.1
Date: Thursday, January 10, 2013				Sheet	21 of 55





216-0774207-A11ROB_FC8GA631

PX@
LVDS


PCIE LANE

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
Date: Thursday, January 10, 2013				Sheet	22 of 55








0117 AMD request to stuff R320


- GPU GPIO0 R339 2 10K 0402 5%
- GPU GPIO1 R338 2 10K 0402 5%
- GPU GPIO2 R355 2 10K 0402 5%
- GPU GPIO3 R320 2 10K 0402 5%
- GPU GPIO8 R313 2 10K 0402 5%
- GPU GPIO9 R314 2 10K 0402 5%
- GPU GPIO11 R315 2 10K 0402 5%
- GPU GPIO12 R316 2 10K 0402 5%
- GPU GPIO13 R317 2 10K 0402 5%
- VGA HSYNC R548 1 2 10K 0402 5%
- VGA VSYNC R549 1 2 10K 0402 5%








Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	SeymourXT-S3 Main Generic/MSIC			
Size	Document Number	Rev	0.1	
Date:	Thursday, January 10, 2013	Sheet	23	of 55




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/12	Deciphered Date	2013/10/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SeymourXT S3 BACO POWER
Size	C	Document Number	LA-8952P	Rev
Date:	Thursday, January 10, 2013	Sheet	24	of 55



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title SeymourXT-S3 DP PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Date:	Thursday, January 10, 2013
				Sheet	25 of 55
				Rev	0.1






Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
K4W1G1646G-BC11 Samsung 128MB PN:SA00004GS00	R461	R360	R362
H5TQ1G63DFR-11C Hynix 128MB PN:SA000041S20	R462	R359	R362
K4W2G1646C-BC11 Samsung 256MB PN:SA000047Q00	R461	R360	R361
H5TQ2G63BFR-11C/H5TQ2G63DFR-11C Hynix 256MB PN:SA00003YO10/ SA00003Y0A0	R462	R359	R361
S IC D3 128MX16 K4W2G1646E-BC11 Samsung 256MB	R461	R359	R361



Route 50ohms single-ended/100ohm diff and keep short debug only, for clock observation, if not need, DNI.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SeymourXT-S3 MEM Interface Document Number Rev 0.1
Date:	Thursday, January 10, 2013	Sheet	27	of 55

- <27> M_DA[63..0] M_DA[63..0]
- <27> M_MA[13..0] M_MA[13..0]
- <27> M_DQM[7..0] M_DQM[7..0]
- <27> M_DQS[7..0] M_DQS[7..0]
- <27> M_DQS[7..0] M_DQS[7..0]




ref 139-02 recommend
add off page
Park SCL recommend pu 60.4 ohm
be 150Vgate


VRAM P/N :
 Hynix : SA000041S10 (S IC D3 64MX16 H5TQ1G63BFR-11C FBGA C38!)
 Samsung : SA000041T10 (S IC D3 64MX16 K4W1G1646-HC11 FBGA C38!)
 update VRAM PN 0619 update

Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	SeymourXT-S3 VRAM
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Thursday, January 10, 2013 Sheet: 28 of 55


LCD POWER CIRCUIT




CMOS Camera



VGA LCD/PANEL BD. Conn.










Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title LVDS/CAMERA Size Document Number Customer LA-8952P Date: Thursday, January 10, 2013 Sheet 29 of 55





Security Classification	Compal Secret Data			Compal Electronics, Ltd.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	HDMI CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-8952P
				Date: Thursday, January 10, 2013	Sheet 30 of 55

Rev 0.1




Layout Notice : Place as close chip as possible.




H: Enable internal Regular
L: Disable

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN-RTL8111F/8105E
Size	Document Number	Date	Thursday, January 10, 2013	Rev
Custom	LA-8952P	Sheet	32	0.1
		of	55	

Reserve gas tube for EMI go rural solution




Place Close to T71




Place Close to T72

D34/D35
 1'S PN:SC300001G00
 2'S PN:SC300002E00




Place Close to T1,T2

0320 EMI request to stuff






Reserve for EMI go rural solution

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	LAN_Transformer
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-8952P
				Date:	Thursday, January 10, 2013
				Sheet	33 of 55
				Rev	0.1





SMSC thermal sensor placed near by VRAM



REMOTE1, 2+/-:
 Trace width/space: 10/10 mil
 Trace length: <8"


FAN1 Conn



0418 Add for LAN screw hole


Security Classification	Compal Secret Data			Compal Electronics, Ltd.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	Fintek-Thermal IC/FAN/screw
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.1
Date: Thursday, January 10, 2013				Sheet 34 of 55	Document Number LA-8952P

SATA HDD Conn.



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		HDD/ODD/BT Connector	
2011/06/15		2012/07/11		LA-8952P	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>					
Date: Thursday, January 10, 2013				Sheet 35 of 55	





600ohms @100MHz 1A
P/N: SM01000BU00




Power down (PD#) power stage for save power
0V: Power down power stage
3.3V: Power up power stage

MIC Sense
R939 place near pin13
Capless HP Sense
R940 place near pin34


Pin Assignment	Location	Function
SPK-OUT (Pin40/41/44/45)	Internal	Int Speaker
Capless HP-OUT (Pin32/33)	External	Headphone out
MIC1 (Pin21/22)	External	Mic in






Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	BIOS & EC I/O Port	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-8952P
Date:	Thursday, January 10, 2013	Sheet	37	Rev 0.1	


0423 ESD request to reserve




0424 EMI request to add them



Place TX AC coupling Cap (C843-C850). Close to connector



For EMI request




Security Classification	Compal Secret Data	
Issued Date	2011/06/15	Deciphered Date
		2012/07/11


Title		Compal Electronics, Inc.	
USB3.0/Left USB Ports		Size	Document Number
Custom			Rev 0.1
Date:	Thursday, January 10, 2013	Sheet	39 of 55

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


+5VALW TO +5VS






+3VALW TO +3VS







For Deep S3





+1.5V_IO to +1.5VS







For Intel S3 Power Reduction.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
Size	Document Number	Rev		Date	
Custom	LA-8952P	0.1		Thursday, January 10, 2013	
Date		Sheet		40 of 55	



Security Classification	Compal Secret Data		Title	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				C38-G series Chief River Schematic ^{0.1}
Date: Thursday, January 10, 2013				Sheet 41 of 55




Security Classification	Compal Secret Data		Title Compal Electronics, Inc. PWR-BATTERY CONN/OTP
Issued Date	2010/01/25	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD CUSTOMER TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. OR TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Date:	Thursday, January 10, 2013	Sheet:	42 of 55



CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V


CC=0.25A-3A
IREF=1.016*Icharge
IREF=0.254V-3.048V
VCHLIM need over 95mV




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/13	Deciphered Date	2012/07/11	Title	
				CHARGER	
				C38-G series Chief River Schematic	
				Size	Rev
				Document Number	0.1
				Date: Thursday, January 10, 2013	Sheet 43 of 55

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Note:
 Use TPS51125 IC can remove RTC refernece LDO
 Use TPS51427 IC must keep RTC refernece LDO



+3.3VALWP OCP (min)=5.81A
 +5VALWP OCP (min)=8.44A




Security Classification		Compal Secret Data		Title	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Date:	Thursday, January 10, 2013
				Sheet	44 of 55

Compal Electronics, Inc.
C38-G series Chief River Schematic
 Thursday, January 10, 2013 Sheet 44 of 55

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

Note: S3 - sleep ; S5 - power off




Security Classification	Compal Secret Data		
Issued Date	2010/01/25	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.	
PWR-+1.5VP/+1.8VSP	
Size	Document Number
Custom	C38-G series Chief River Schematic
Date:	Thursday, January 10, 2013
Sheet	45 of 55

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off


Note: S3 - sleep ; S5 - power off




DDR3L_EN#=high => 1.5V
 DDR3L_EN#=low => 1.35V

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	PWR-+1.5VP/+1.8VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	C38-G series Chief River Schematic	Rev	0.1
Date:	Thursday, January 10, 2013	Sheet	46	of	55


<10,37,40,45,46,49> SUSP#



+1.05VS_VCCPP OCP (min)=20.75A




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	PWR +1.05VS_VCCPP/
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number C38-G series Chief River Schematic
Date:	Thursday, January 10, 2013	Sheet	47 of 55	Rev	0.1



		Seymour XT
GPU_VID1	GPU_VID0	Core Voltage Level
1	1	0.9V
1	0	1.0V
0	1	1.1V
0	0	1.15V

VGA_PCIE	1.0V	1.1 V
PR819	4.53K	3K



+VGFX_CORE:
 VID1=1.23V
 IccMax=33A
 Icc_TDC=21.5A
 Icc_Dyn=20.2A
 OCP~40A

For ULV 17W 1+1
 CPU_CORE LL= -2.9mΩ,
 GFX_CORE LL= -3.9mΩ,
 L DCR=1.1mΩ

+CPU_CORE:
 VID1=0.9V
 IccMax=33A
 Icc_TDC=25A
 Icc_Dyn=28A
 OCP~40A

Security Classification	Compal Secret Data		Title	
Issued Date	2009/12/01	Deciphered Date	2012/07/11	Compal Electronics, Inc.
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number C38-G series Chief River Schematic Date: Thursday, January 10, 2013
				Rev 0.1
				Sheet 50 of 55


Version change list (P.I.R. List)

Item	Modify List	PG#	Reason for change	Date	Phase
1	Reserve support DDR3L circuit	P46	For Coustom request	2012.1.19	EVT
2	co-lay 1.8VSP for SY8033 and SY8035	P45		2012.2.24	DVT
3	Remove PX_mode signal	P49	For HW request	2012.3.12	DVT
4	Change PR503 form 0ohm to 49.9Kohm. Change PC512 from 1U to 0.1U.	P45	For S3 resum will shutdown issue.	2012.3.12	DVT
5	Change PR805 form 11.8Kohm to 10.7Kohm. Change PR807 from 5.11K to 10.7K. Change PR809 from 7.68K to 6.04K. Change PR810 from 97.6K to 93.1K.	P49	For AMD request to adjust VGA_CORE voltage.	2012.3.12	DVT
6	Add Batt_out to KB9012 pin66	P43	For Battery learning reserve.	2012.3.12	DVT
7	Remove DDR3L circurt.	P46	For reserve circuit.	2012.5.28	SVT
9					
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	C38-G series Chief River Schematic
				Date:	Thursday, January 10, 2013
				Sheet	52 of 55
				Rev	D.1

COMPAL CONFIDENTIAL

MODEL NAME: *Power Sequence Block Diagram*
PCB NAME: *LA-7981P*
REVISION:
DATE: *2011/07/13*



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-8951P	1.0
				Date: Thursday, January 10, 2013	Sheet 53 of 55

Item	Reason for change	PG#	Modify List	Date	Phase
1	Initial : co-lay JLVDS2 (40pin) from LA-8951PR30				EVT
2	For touch screen function	P.29	adding JLVDS2、R721	2013/01/07	EVT
3	For touch screen function	P.17 P.29 P.37	adding nets EC_TS_RST#、TS_RST#、USB20_P3、USB20_N3	2013/01/07	EVT
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					

Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	HW-PIR1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-8952P	0.1
				Date:	Thursday, January 10, 2013
				Sheet	54 of 55

www.s-manuals.com