

Compal Confidential

QAQ10/11


LA-8581P REV1.0 Schematic

Intel Ivy Bridge/Pather Point


UMA&OPT

2012-04-23 Rev 1.0

Security Classification	Compal Secret Data		<i>Compal Electronics, Inc.</i>		
Issued Date	2011/08/23	Deciphered Date	2011/12/30	Title	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PUBLISHERS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				SCHEMATICS, MB A8581	Rev B
				Document Number	4019IE
				Sheet 1 of 60	



Security Classification	Compal Secret Data		Title	
Issued Date	2011/08/23	Deciphered Date	2011/12/30	SCHEMATICS, MB A8581
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number 4019IE
Date: Friday, August 24, 2012				Sheet 2 of 60



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/23	Deciphered Date	2011/12/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019IE
				Date: Friday, August 24, 2012
				Sheet 3 of 60

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGF_X_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.0VSDGPU	+1.0VSDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.05VS_VCCP	+1.05VS_VCCPP to +1.05VS_VCCP switched power rail for CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VCCPP to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRILL	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Jumper)	ON	ON	OFF
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH (Short resistor)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

EC SM Bus1 address

Power Device	Address
+3VL charger	0x12
+3VL Smart Battery	0x16

EC SM Bus2 address

Power Device	Address
+3VS VGA(N13P:GLP)	0X9E
+3VS PCH	0x96

PCH SM Bus address

Power Device	Address
+3VALW PCH	
+3VS Clock Generator	1101 001x b
+3VS DDR DIMMA	1001 000x b
+3VS DDR DIMMB	1001 010x b
+3VS Slot#1-WLAN	

BOM configu table

SKU	Description	Bom config
1	QAQ10 UMA GIGA W/HDMI	DA8@8111E@UMA@TF@10@WIN8@388@COM@ 4619IE30L01
2	QAQ11 DIS N13PGLP1G W/HDMI	DA8@8111E@OPT@TF@11@WIN8@388@COM@ 4619IE30L11
3	QAQ13 DIS GLP2G W/HDMI/TPM	DA8@8111E@OPT@030@13@WIN8@388@COM@ /TPM@IN_TPM@ 4619IE30L21
4		
5		
6		
7		
8		

DA8@/8111E@/PCH@/UMA@/OPT@/385@/388@/389@/IN_TPM@/TPM@/WB_TPM@/SM@/COM@/030@/TF@/WIN8@/10@/11@/12@/13@/Rev02@/Rev03@/Rev04@/Rev10@/VPRO@

388@: with 1394;
389@: without 1394.

IN_TPM@: TPM chip from vendor "INFINEON";
WB_TPM@: TPM chip from vendor "Nuvoton"
With TPM SKUs: mount "TPM@ and IN_TPM@" or "TPM@ and WB_TPM@".

If has Vpro@, no 8111E@, Rev02@, Rev03@, Rev04@ and Rev10@.

X76 AND VGA configu table

SKU	Description	Config
1	4619IE30L11	ZZZ SAM1G@ ZZZ RY1G@ /Vpro1G
2		
3	4619IE30L21	ZZZ SAM2G@ ZZZ RY2G@ /Vpro2G
4		
5		


Board ID Table

Process ID	R0	R4	NC	V_R1D	V_Typ	Max	PCB Revision
0	0	100K +/- 5%	NC	3.3V +/- 5%	3V	3V	9.1
1	8.2K +/- 5%	100K +/- 5%	NC	3.3V +/- 5%	3.216 V	3.250 V	3.289 V
2	18K +/- 5%	100K +/- 5%	NC	3.3V +/- 5%	3.436 V	3.503 V	3.538 V
3	33K +/- 5%	100K +/- 5%	NC	3.3V +/- 5%	3.712 V	3.819 V	3.875 V
4	56K +/- 5%	100K +/- 5%	NC	3.3V +/- 5%	3.936 V	3.985 V	3.985 V
5	100K +/- 5%	100K +/- 5%	NC	3.3V +/- 5%	3.453 V	3.450 V	3.759 V
6	200K +/- 5%	100K +/- 5%	NC	3.3V +/- 5%	3.935 V	3.200 V	2.341 V
7	NC	100K +/- 5%	NC	3.3V +/- 5%	2.500 V	3.300 V	3.300 V


PCH And PCBA table

PCH	LPCH1 B082M76 SL8E C1 BGA 989P PCH 0301 8111E@	LPCH1 B082M77 QPRE C1 BGA 989P PCH 0302 8111E@
PCB	ZZZ DA8@ PCB LA-8881P REV11 MB	ZZZ DA2@ PCB QAQ10





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/23	Deciphered Date	2011/12/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THIS SHEET AND THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				File
Doc#	Document Number		SCHEMATICS, MB A8581	
Doc#	4019IE			
Date	Friday, August 24, 2012	Sheet	4	of 50





Security Classification	Compal Secret Data		Title
Issued Date	2011/09/23	Deciphered Date	2012/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title Compal Electronics, Inc. SCHEMATICS, MB A8581
Site	Customer		Part No.
	40191E		
Date:	Friday, August 24, 2012	Sheet	3 of 60



PROC_SELECT#:
Sandy Bridge---output high;
Ivy Bridge---output low.





Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2011/09/23	Deciphered Date	2012/12/31	SCHEMATICS, MB A8581
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PAID DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Sheet	40191E	Revision	1	Sheet 6 of 80
Date	2012 August 24, 2012	Author		



Security Classification		Compal Secret Data		Title	
Issued Date	2011/08/23	Declassified Date	2012/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A8581	
Doc Number	40191E	Doc Date	Friday, August 24, 2013	Sheet	7 of 60


CFG Straps for Processor

CFG[1:0]: reserved configuration lane.
 CFG[3]: reserved
 CFG[17:7]: reserved configuration lanes.
 CFG[17:0]: Processor internal pull up 5-15Kohm to VCCIO




PEG Static Lane Reversal - CFG2 is for the 16x

CFG2	1: (Default) Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed
------	--




Display Port Presence Strap

CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port
------	--



PCIe Port Bifurcation Straps





CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
----------	--



PEG DEFER TRAINING

CFG7	1: (Default) PEG Train immediately following RESET# de assertion 0: PEG Wait for BIOS for training
------	---




Security Classification	Compal Secret Data		Title	
Issued Date	2011/09/23	Deciphered Date	2012/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Item / Revision Number 40191E
Date: Friday, August 24, 2012				Sheet 8 of 89




Package Sensing Recommendations--PDDG P30





Sense	Trace Impedance	Trace Length Match
VCC_SENSE / VSS_SENSE	25.5-34.5ohm	<25 mils
VCC10_SENSE / VSS10_SENSE	55ohm	
VCCSA		

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.
Issued Date	2011/09/23	Deciphered Date	2012/12/31	Size	SHEMATICS_MB A8581
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Doc No	40191E	Doc Name		Date	Friday, August 24, 2012
Sheet	9	of	60		




Security Classification	Compal Secret Data		2012/12/31	
Issued Date	2011/09/23	Deciphered Date	2012/12/31	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				
Title	Schematics, MB A8581			Rev
Doc#	40191E			Rev
Date	V02en_August 31, 2012			Sheet 10 of 60













Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2011/09/23	Deciphered Date	2012/12/31	SCHEMATICS, MB A8581	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Doc No.	4019IE	Doc Date	Friday, August 24, 2012	Sheet	12 of 60



- AN12 PEX_R00
- AN13 PEX_R01
- AN14 PEX_R02
- AN15 PEX_R03
- AN16 PEX_R04
- AN17 PEX_R05
- AN18 PEX_R06
- AN19 PEX_R07
- AN20 PEX_R08
- AN21 PEX_R09
- AN22 PEX_R10
- AN23 PEX_R11
- AN24 PEX_R12
- AN25 PEX_R13
- AN26 PEX_R14
- AN27 PEX_R15
- AN28 PEX_R16
- AN29 PEX_R17
- AN30 PEX_R18
- AN31 PEX_R19
- AN32 PEX_R20
- AN33 PEX_R21
- AN34 PEX_R22
- AN35 PEX_R23
- AN36 PEX_R24
- AN37 PEX_R25
- AN38 PEX_R26
- AN39 PEX_R27
- AN40 PEX_R28
- AN41 PEX_R29
- AN42 PEX_R30
- AN43 PEX_R31
- AN44 PEX_R32
- AN45 PEX_R33
- AN46 PEX_R34
- AN47 PEX_R35
- AN48 PEX_R36
- AN49 PEX_R37
- AN50 PEX_R38
- AN51 PEX_R39
- AN52 PEX_R40
- AN53 PEX_R41
- AN54 PEX_R42
- AN55 PEX_R43
- AN56 PEX_R44
- AN57 PEX_R45
- AN58 PEX_R46
- AN59 PEX_R47
- AN60 PEX_R48
- AN61 PEX_R49
- AN62 PEX_R50
- AN63 PEX_R51
- AN64 PEX_R52
- AN65 PEX_R53
- AN66 PEX_R54
- AN67 PEX_R55
- AN68 PEX_R56
- AN69 PEX_R57
- AN70 PEX_R58
- AN71 PEX_R59
- AN72 PEX_R60




GPIO	I/O	USAGE
GPIO0	O	GPU Core VID4
GPIO1	O	GPU Core VID3
GPIO2	O	LCD_BL_PWM
GPIO3	O	LCD_VCC or PSI
GPIO4	O	LCD_BLEN
GPIO5	O	GPU Core VID1
GPIO6	O	GPU Core VID2
GPIO7	O	3D Vision
GPIO8	I/O	OVERT
GPIO9	I/O	ALERT
GPIO10	O	MEM_VREF_CTL
GPIO11	O	GPU Core VID0
GPIO12	I	PWR_LEVEL
GPIO13	O	GPU Core VID5
GPIO14	I	HPD_AB
GPIO15	I	HPD_C
GPIO16	O	MEM_VDD_CTL or PSI
GPIO17	I	HPD_D
GPIO18	I	HPD_E
GPIO19	I	HPD_F
GPIO20		Reserved
GPIO21		Reserved





Security Classification	2011/09/23	Deciphered Date	2012/12/31	Title	40191E
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Date: Friday, August 24, 2012 Sheet: 13 of 66

VRAM Interface

- <18> MDA[15..0]
- <18> MDA[31..16]
- <18> MDA[47..32]
- <18> MDA[63..48]
- MDA[15..0]
- MDA[31..16]
- MDA[47..32]
- MDA[63..48]



Security Classification	Compal Secret Data		File
Issued Date	2011/09/23	Deciphered Date	2012/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE DISTRICT OF THE COMPETENT JURISDICTION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title SCHMATICS, MB A8581 Size Customer 40191E Date Friday, August 24, 2012 Sheet 14 of 60



Physical strapping pin	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	Resistor Values	Pull up to 3V	Pull down to GND
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	5K	1000	0000
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]	10K	1001	0001
ROM_SO	FB[1]	FB[0]	SMB_ALI_ADDR	VGA_DEVICE	15K	1010	0010
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	20K	1011	0011
STRAP1	SGIO_PAD_CFG_ADR[3]	SGIO_PAD_CFG_ADR[2]	SGIO_PAD_CFG_ADR[1]	SGIO_PAD_CFG_ADR[0]	25K	1100	0100
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	30K	1101	0101
STRAP3	SORD_EXPOSED	SORD_EXPOSED	SORD_EXPOSED	SORD_EXPOSED	35K	1110	0110
STRAP4	RESERVED	PCI_SPEED_CHANGE_SEL[3]	PCI_MAX_SPEED	DP_PLL_VDD03V	45K	1111	0111



SUB_VENDOR	PEX_PLL_EN_TERM	PCI_MAX_SPEED
0 No VBIOS ROM	0 Disable (Default)	0 Limited to PCIe GEN 1
1 BIOS ROM is present (Default)	1 Enable	1 PCIe GEN 2/3 capable
FB[10]: NT5x FB Aperture Size		
0 RESERVED		
1 RESERVED		
2 256 MB (Default)		
3 RESERVED		
USER Straps		
1111 EDD0 is used		
others: DG 05587 Page195		
SGIO_PAD_CFG		
0000-0101 RESERVED		
0110 Notebook (default)		
0111-1111 RESERVED		

For N13P-GLP strap table

For N13P-PES :
 Strap 0 : PD45
 Strap 1 : PD35
 Strap 2 : PU35
 ROM_SCLK : PD15
 ROM_SI : PU15
 ROM_SO : PD10

GPU	Freq	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N13P-GLP	900 MHz	64M 16" 8	Hynix SA000041S20	RV64 PU 45K	RV73 PD 45K	RV74 PU 5K	NC	NC	RV77 PD 15K	RV70 PD 30K	RV71 PD 15K
	900 MHz	64M 16" 8	Samsung SA000043S00	RV64 PU 45K	RV73 PD 45K	RV74 PU 5K	NC	NC	RV77 PD 20K	RV70 PD 30K	RV71 PD 15K
	900 MHz	128M 16" 8	Hynix SA00003YQ00	RV64 PU 45K	RV73 PD 45K	RV74 PU 5K	NC	NC	RV77 PD 35K	RV70 PD 30K	RV71 PD 15K
	900 MHz	128M 16" 8	Samsung SA00004YQ00	RV64 PU 45K	RV73 PD 45K	RV74 PU 5K	NC	NC	RV77 PD 45K	RV70 PD 30K	RV71 PD 15K


Security Classification	Compal Secret Data		Title		Schematics, MB A8581	
Issued Date	2011/09/23	Deciphered Date	2012/12/31	Doc#	40191E	Rev B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PAID DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
DATE: Friday, August 24, 2012 10:58 AM						



Security Classification		Compal Secret Data		Title	
Issued Date	2011/09/23	Deciphered Date	2012/12/31	Doc Number	40191E
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	8
Date: Friday, August 24, 2012				Sheet	17 of 60

VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB
128Mx16 DDR3 *8==>2GB



Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	BA0	BA0
CMD12	BA1	BA1
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*

Not Available

LOW HIGH

Command Bit	Default Pull-down
CS#	10K
CS0	10K
RST	10K
C#	No Termination





Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2011/09/23	Deciphered Date	2012/12/31	File
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Title SCHEMATICS, MB A8581 Docu# 4019E Date: 2012/09/24, 2012
Page 8 of 60				Sheet 18 of 60

VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB

128Mx16 DDR3 *8==>2GB


Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16	CS0_#	
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2011/09/23	Deciphered Date	2012/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
File	Schematics, MB A8581		Sheet	19 of 20
Doc. No.	40191E		Rev.	1
Doc. Date	2007_Aug24_2012		Sheet	19 of 20

VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB
128Mx16 DDR3 *8==>2GB






Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18	ODT_H	
CMD19	CKE_H	
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2011/09/23	Deciphered Date		2012/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Rev	1	Customer	4019IE	Page
Date	2012/09/24, 2012	Sheet	20	of

VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB

128Mx16 DDR3 *8==>2GB





Mode B Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*




Not Available

LOW HIGH




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2011/09/23	Deciphered Date	2012/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Schematic Number 40191E Date: August 24, 2012
			Sheet	21 of 60





CRT CONNECTOR





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/23	Deciphered Date	2011/12/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019IE
				Date: Friday, August 24, 2012
				Sheet 22 of 60



LCD/PANEL BD. Conn.





Add on 7/27 for fn+f5 turn off camera.




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2011/09/23	Deciphered Date	2011/12/30	Document Number
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				40191E
Date: Friday, August 24, 2012				Sheet 23 of 60

HDMI Source Select





EVT mount chock, DVT mount resistor


HOT PLUG1




HDMI Connector











EDID SELECT




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/23	Deciphered Date	2011/12/30	Title
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				SCHMATIC, MB A8581
				Document Number
				4019IE
				Date Friday, August 24, 2012
				Sheet 24 of 60



MP BOM: Y2-SJ100001K00, C204-10pF, C205-15pF.
 another solution: Y2-SJ100004200, C204-15pF, C205-15pF.
 this is tested OK by DQA, but not add into BOM.




Security Classification		Compal Secret Data		Title	
Issued Date	2011/09/23	Deciphered Date	2012/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A8581	
Doc. Number	40191E	Rev. B	8	Friday, August 24, 2012 11:58:28 AM	




Security Classification	Compal Secret Data	Deciphered Data	2012/12/31
Issued Date	2011/09/23	Deciphered Date	2012/12/31
<p>Title <i>Compal Electronics, Inc.</i> SCHEMATICS, MB A8581</p> <p>Rev 1.0 Customer 40191E Date Friday, August 14, 2015 Sheet 36 of 38</p>			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR HEAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc. SCHEMATICS, MB A881
Issued Date	2011/09/23	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTOMER OF THE COMPANY TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date	Friday, August 24, 2012	Sheet	97	of 10



SATA1P/GPIO19: Boot BIOS Strap bit 0 (BBS1)
 RNT1#/GPIO51: Boot BIOS Strap bit 1 (BBS1)

GPIO19 => BBS_BIT0
 GPIO51 => BBS_BIT1

Boot BIOS Strap		
Bit 1 (BBS1)	Bit 10 (BBS0)	Boot BIOS Destination
0	1	Reserved
1	0	PCI
1	1	SPI
0	0	LPC



PCB EDS Rev1.5 P99, P98

USB port 6,7 are disabled on HM76 and HM75.


New Card
 USB port with Esata
 Int. Camera
 Finger Printer
 FWAN

BT
 Within 500 mils

For USB3.0 Left USB
 For Right power USB port
 For USB port with eSATA.

Security Classification	Compal Secret Data		Doc No	Title
Issued Date	2011/09/23	Deciphered Date	2012/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THIS SHEET FROM THE INFORMATION CONTAINED MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No
				4019E
				Issue Date: August 25, 2013
				Sheet 88 of 60

PLT_RST#




PCH_GPI027 (Have internal Pull-High)
 High: VCCVPM VR Enable
 Low: VCCVPM VR Disable

Can be configured as wake input to allow wakes from Deep Sleep.
 If not used then use 8.2-kΩ to 10-kΩ pull-down to GND.



GP1028 On-Die PLL Voltage Regulator
 This signal has a weak internal pull up

★ E: On-Die voltage regulator enable
 !: On-Die PLL Voltage Regulator disable




PCH_GPI028 needs to be connected to XDP_FN8
 PCH_GPI035 needs to be connected to XDP_FN9
 PCH_GPI015 needs to be connected to XDP_FN16

Please refer to Huron River Debug Board DG 1.2

EMT Termination Voltage

NV_CLE	set to Vcc when HIGH
NV_CLE	set to Vss when LOW


Weak internal PU, Do not pull low



	PROJECT_ID0	PROJECT_ID1	PROJECT_ID0
DAQ10 (URA)	0	0	0
DAQ11 (Optimus)	0	0	1
DAQ12 (URA)	0	1	0
DAQ13 (Optimus)	0	1	1
DAT10 (URA)	1	0	0
DAT11 (Optimus)	1	0	1
DAQ12 (vPPro)	1	1	0
DAQ13 (vPPro)	1	1	1

For TongFang: QAQ10 (UMA) QAQ11 (Optimus)
 For 030: QAQ12 (UMA) QAQ13 (Optimus)

Security Classification	Compal Secret Data		Doc#	Revision
Issued Date	2011/09/23	Deciphered Date	2012/12/31	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Doc#	40191E		Rev	1
Date	F000_August 24, 2013		Sheet	20 of 20



Intel recommend
VCCVRM >= 1.5V FOR MOBILE

PCH Power Rail Table
Refer to PCH EDS R1.5


Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05/1.0	0.002
V_SREF	5	0.001
V_SREF_Bus	5	0.001
Vcc3_3	3.3	0.178
VccADAC	3.3	0.063
VccADPLLA	1.05	0.075
VccADPLL B	1.05	0.075
VccCore	1.05	1.73
VccDMI	1.1	0.047
VccIO	1.05	3.799
VccASW	1.05	0.803
VccSPI	3.3	0.01
VccDSW	3.3	0.001
VccDPTERM	1.8	0.002
VccRTC	3.3	N/A
VccBus3_3	3.3	0.065
VccBusHDA	3.3	0.01
VccVRM	1.5	0.147
VccCLKMI	1.05	0.075
VccSSC	1.05	0.095
VccDIFFCLAN	1.05	0.050
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04

Security Classification	Compal Secret Data		Title Compal Electronics, Inc. SCHEMATICS, MB A8581
Issued Date	2011/09/23	Deciphered Date	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PAID DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			
Scale	Document Number		Rev
	40191E		1
Date	Friday, August 24, 2012		Sheet 30 of 55




Security Classification		Compal Secret Data		Title	
Issued Date	2011/09/23	Deciphered Date	2012/12/31	Compal Electronics, Inc.	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS NOT TO BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Doc Number	Rev
				40191E	1
Date: Friday, August 24, 2012				Sheet	32 of 60

SBIOS SPI Flash





BIOS SPI Flash (2MByte*1) For Win8





Security Classification	Compal Secret Data		Title	
Issued Date	2011/09/23	Deciphered Date	2011/12/30	SCHEMATICS, MB A8581
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number 40191E
Date: Friday, August 24, 2012				18sheet 33 of 60 Rev B

Slot 1 Half PCIe Mini Card-WLAN & BT3.0










Vpro SKU: please delete E51_TXD_R /RXD connection on JMINI1.

Slot 2 Half PCIe Mini Card-G/GPS (FULL Card)




Peak: 2.75A, Normal: 1.1A, 0.1206 1050mA 60mJ

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/23	Deciphered Date	2011/12/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A8581
				Document Number
				4019IE
				Date Friday, August 24, 2012
				Sheet 36 of 60




Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-A (PIN 39, 41)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	PORT-D (PIN 35, 36)	
SENSE B	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 37)	
	5.1K	PORT-I (PIN 32, 33)	

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/09/23	Deciphered Date	2011/12/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Document Number	Rev
SCHEMATICS, MB A8581		4019IE	B
Date		Friday, August 24, 2012	Sheet 38 of 60




New Card Socket (Left/TOP)



This pin1 define need check



Smart Card




MP: to solve issue of "Smart Card also show in Device Manager after plug out it", change U54 from SA000042I00 to SA000042I10.

Security Classification	Compal Secret Data		Title	
Issued Date	2011/09/23	Deciphered Date	2011/12/30	Size
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OR THE POSSESSION OF SA00 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019IE
Date: Friday, August 24, 2012				Sheet 38 of 60


KEYBOARD CONN.




Lid SW




Finger Print



Screw Hole




Break hole




CPU




JWLAN



VGA




Kill Switch




PCB Fiducial Mark PAD



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/09/23	Deciphered Date	2011/12/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title SCHMATIC, MB A8581 Document Number 40191E Date Friday, August 24, 2012 Sheet 40 of 60













Need to verify A3 silicon drive power before removing C427
KDS crystal vander verify driving level in A3

R1200 Resistor Value:
3.01 kohm for Hanksville-M LOM
2.37 kohm for Hanksville-D LOM

Note:
+1.0V_LAN will work at 0.95V to 1.15V

+1.0V_LAN POWER OPTIONS	
Shared with PCH	Internal SRV
1.05V SRV	
STUFF: R548	STUFF: L29
NO STUFF: L29	NO STUFF: R548

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.
Issued Date	2011/09/23	Deciphered Date	2011/12/30	SCHEMATICS, MB A8581	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PAID DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Doc No	Document Number	40191E		Sheet	43 of 80
Date	Friday, August 24, 2012		Sheet	43 of 80	







Security Classification	Compul Secret Data		File	Compul Electronics, Inc.	
Issued Date	2011/09/23	Deciphered Date	2011/12/30	Title	
			SCHEMATICS, MB A8581		
			Doc Number	4019IE	
			Date	Friday, August 14, 2015	
			Sheet	43 of 60	

CONFIDENTIAL



EMI And ESD

Reserve R199,C207,R226,C208 <EMI> 0601






Add CR7,CC1 for EMI test fail issue--0929-2011


Reserve C292 for SIO_RST# <ESD> 0608



PWR USB




Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/09/23	Deciphered Date	2011/12/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title SCHEMATICS, MB A8581
Size	Document Number	Date	Sheet
	4019IE	Friday, August 24, 2012	44 of 60




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/23	Deciphered Date	2011/12/30	Title	SCHMATICs, MB A8581
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	B		
	4019IE				
Date:	Friday, August 25, 2012	Sheet	45	of 60	

Power block






Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/10/31	Deciphered Date	2012/12/31	Title	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number	
				40191E	
Date:	Friday, August 24, 2012	Sheet	46	of	60


DCIN jack P/N:DC301008L00,
need double confirm P/N with ME




PH1 under CPU bottom side :
CPU thermal protection at 93 +3 degree C
Recovery at 56 +3 degree C




RTC Battery




SP093MX0000
Change RTC For Cost Down



Security Classification		Compal Secret Data		Title	
Issued Date	2011/10/31	Deciphered Date	2012/12/31	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				40191E	Rev
Date: Friday, August 24, 2012				Sheet	47 of 60






Vin Detector
 H → L Min. Typ. Max.
 L → H 17.23V 17.63V
 ILIM and external DPM
 3.97A

For KB930 → Keep PR44
 For KB912 (Red square) → Remove PR44
 Keep PR45


Please locate the NC
 Wear 5C chip

Security Classification		Compel Secret Data		Title	
Issued Date	2011/10/31	Deciphered Date	2012/12/31	Compel Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPEL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HAD COMPANY EXCEPT AS AUTHORIZED BY COMPEL ELECTRONICS, INC. WITHIN THIS SHEET FOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPEL ELECTRONICS, INC.				Doc Number	4019IE
				Date	Friday, August 24, 2012 10:48:45 AM




For KB930 --> Keep PR319, Remove PR74
 For KB9012 (Red square) --> Remove PR319
 Keep PR74

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/31	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJ DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				40191E
				Date: Friday, August 24, 2012
				Sheet 49 of 60



9,32,38,44,50,51,56 SUSP#




<Vo=1.05V> VFB=0.6V
Vo=VFB(1+PR401/PR402)=0.6*(1+7.5K/10K)=1.05V

45,46 PM_SLP_LAN#




Security Classification	Compal Secret Data		Title	
Issued Date	2011/10/31	Deciphered Date	2012/12/31	SCHEMATICS, MB A8581
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev B
Document Number	4019IE			Date: Friday, August 24, 2012
Sheet	50 of 60			




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		40191E	
2011/10/31		2012/12/31		40191E	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Friday, August 24, 2012				Sheet 51 of 60	

CONFIDENTIAL

0.75Volt +/- 5%
 TDC 0.525A
 Peak Current 0.75A
 OCP Current 0.9A



Mode Level +0.75VSP VITREF 1.5V
 S5 L off off
 S3 L off on
 S0 H on on
 Note: S3 - sleep ; S5 - power off




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/31	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	40191E
				Date	Friday, August 24, 2012
				Sheet	52 of 60

VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

output voltage adjustable network


+VCC_S&P
TDC 4.2A
Peak Current 6A
OCP current 7.2A




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/31	Deciphered Date	2012/12/31	Title	SCHMATICS_MB A8581
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET AND ANY CONTENTS THEREOF ARE TO BE KEPT STRICTLY CONFIDENTIAL AND NOT DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>					
Rev	C	Document Number	4019HE	Date	Folder August 24, 2012
Page	33	Sheet	33	of	80

CSP1A, CSP2A to +5VS.
 DIS only:
 All AXG components are @.
 Except:
 PR272 and PR273 are 0ohm.
 PC223, PC226, PR202 are 0ohm.
 PC220, PC215, PR206 are 0ohm.

LGA, SWA, HGA, BSTA, DIFFA, TRBSTA#, ILIMA, PWMA are float.
 VSPA, VSNA to GND (HW side). FBA and COMPA are short.
 CSREFA, TSNSA, IOUTA to GND. CSCOMPA, CSSUMA, DROOPA are short.



Security Classification	Compal Secret Data		File
Issued Date	2011/10/31	Deciphered Date	2012/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPONENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Doc No	4019IE	Doc Name	SCHEMATICS, MB A8581
Date	Friday, August 24, 2013	Sheet	54 of 60





DC 45W CPU
 VID1=0.9V
 IccMax=94A
 Icc_Dyn=66A
 Icc_TDC=52A
 R_LL=1.9m ohm
 OCP=110A

DC 35W CPU
 VID1=1.05V
 IccMax=53A
 Icc_Dyn=43A
 Icc_TDC=36A
 R_LL=1.9m ohm
 OCP=65A


DC 35W GT2
 VID1=1.23V
 IccMax=33A
 Icc_Dyn=20.2A
 Icc_TDC=21.5A
 R_LL=3.9m ohm
 OCP=40A

Security Classification		Compal Secret Data		Title	
Issued Date	2011/10/31	Deciphered Date	2012/12/31	SCHEMATICS, MB A8581	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Doc #	40191E	Date	Friday, August 24, 2012	Sheet	55 of 65



Below is 458544_CRV_PDDG_0.5 Table 5-8.

Socket Bottom	5 x 22 μ F (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 μ F (0805) 2 x (0805) no-stuff sites



Security Classification	Compal Secret Data		Title	
Issued Date	2011/10/31	Deciphered Date	2012/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 40191E
Date: Friday, August 24, 2012				Sheet 56 of 60

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	Page 47		2012/02/24		For DVT can't power on and need to disable EC VCIN0_PH VCINI_PH pin detect	Reserve PR20 PR21 for DVT can't power on issue	PVT
2	Page 57		2012/02/24		3D mark06&3D mark Vantage score don't meet SPEC need to support GPS function	Add PC288 PC289 470U_D2_2VM_R4.5M PC248 1200P_0402_50V7K PR209 0_0402_5% Change PC242 to 220P_0402_50V7K PC246 to 470P_0402_50V8J PC244 to 47P_0402_50V8J PR197 to 20K_0402_1% PR198 to 4.53K_0402_1% PC249 to 820P_0402_50V7K PR205 to 124K_0402_1% PR206 to 150K_0603_1% Delete PR208 0_0402_5%	PVT
3	Page 49		2012/02/24		For DVT SMT PC56, PC57 footprint did not match issue	Change PC56,PC57 footprint from D2 to C_6SVPE220MX	PVT
4	Page 57		2012/02/24		3D mark06&3D mark Vantage score don't meet SPEC need to support GPS function	Reserve GPU Skin and Regulator temperature protection circuit for if temperature over spec issue Add PC716 SD042104880 0.1u_0603_25V7K PR741,PR744 SD034147280 14.7K_0402_1% PR742 SD034105280 10.5K_0402_1% PH702 SL200000U00 100K_0402_1%_NCP15WF104F03RC	PVT
5	Page 47		2012/02/24		Change PH1 protect action to EC	Change PH1 pull high vcc from +3VL to +EC_VACC Change PH1 GND from normal GND to EC_AGND	PVT
6	Page 48		2012/02/27		Update Green power Circuit	Delete PU7 741VC1G17GW TSSOP and change to PQ109 SSM3K7002FU_SC70-3 Add PR10 0_0402_5% to connect GREEN_LATCH# Reserve PR178 0_0402_5%	PVT
7	Page 48		2012/03/02		Update Green power Circuit	Connect the Green_PWR4 net to EC GPIO for AC decete for Green power circuit ACOR will drop once time issue	PVT
8	Page 47		2012/03/06		Add one control signal in order to disable B+ to VSB circuit in AC S5 for LOT6 system little than 0.5W issue	Reserve PR22 to add VSB_EN	PVT
9	Page 47 49		2012/03/06		For System can power on immediately after HW shutdown	Change PU1.3 output name from EN0 to MAINPOWN Dis-connect EN0 to PU8.13 Connect MAINPOWN to PQ18.2	
10	Page 47		2012/04/23		For EU Erp lot6 fail, need to cut off +VSB when system at S5	Add PR22, delete PR14,PR15	Pre_MP
11	Page 47 48, 50, 51 52, 53, 54 57		2012/04/23		Change to new footprint	Change PR56, PR80, PR92, PR95, PR108, PR110, PR115, PR120, PR142, PR144, PR183, PR184, PR185, PR186, PR187, PR188, PR189, PR192, PR809 footprint from R_0402 to R0402_0ohm	Pre_MP

Security Classification	Compal Secret Data		Title	
Issued Date	2011/10/31	Deciphered Date	2012/12/31	SCHEMATICS, MB A8581
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number 4019IE
Date: Friday, August 24, 2012				Sheet 58 of 60

QAQ1x HW PIR from EVT to DVT LA-8581P REV:0.1 -> 0.2 <2011.12.05~2012.01.02. >

Rev	Item	Date	Impact	Page	Change Cause	Modify Description
0.2	1	12/05	Circuit, Layout, BOM	37	Sourcer require to change crystal to small size.	Change X1 from "SJ100009A00" to "SJ10000EV00"
	2	12/21	Circuit, Layout	41	EVT can't power on issue.	Change R739 pull up power source from "+3VALW" to "+3VALW_EC".
	3	12/21	Circuit, Layout	26,35,42,36	Vpro require PCIE port1 can't connect to LAN.	Swap PCH PCIE port1 and port5.
	4	12/21	Circuit, BOM	43	SW7, SW8 part number error.	change SW7,SW8 part number to "SN10005G00"
	5	12/21	BOM	27	just reserve pull up resistor for SLP_LAN#.	Add @ to R282.
	6	12/26	BOM	34	TPM IC FW update from FW3.16 to FW3.19.	Change U37 from "SA00000GG40" to "SA00000GG70".
	7	12/26	Circuit, BOM	33	Add Vpro & non-Vpro WIN8 BIOS ROM power source selection.	Add R421, R422.
	8	01/05	BOM	40, 43	issue: redetect USB HDD when resume from S3.	Add @ to RU27, delete @ to R90; add @ to R9, delete @ to R10.
	9	01/05	BOM	41	Board ID issue	Add "Rev02@", "Rev03@", "Rev04@", "Rev10@" serial Rb to distinguish the boards.
	10	01/09	Circuit, layout	40	LID_SW# will cause system can't power on at DC mode if use +3VALW, not +3VL.	Change U34 Pin2 VDD from +3VALW to +3VL if EC use +3VL.
	11	01/09	Circuit, layout, BOM	43	PWR ON LED will flash when doing Crisis.	Add a pull down resistor R169 100K to PWR_ON_LED; Reserve a 0ohm resistor R93.
	12	01/09	Circuit, layout, BOM	36	DVT will build Vpro SKU, delete EC port80 debug signals to WLAN connector.	Delete R684, R1336 and the EC port80 debug signals to WLAN connector.
	13	01/09	Circuit, layout, BOM	13,15,24	No need reserve VGA HDMI connection.	Change PCH net "DGPU_HPD_INT#" to PCH_GPIO6; Delete U13,CV197,RV140,RV149,C430,C378,C455,C377,C376,C434,C456,C432,R432,R435,R443,Q65,R439,R437RV132,L88.
	14	01/10	Circuit, layout	37,35,26,42	BIOS prefer LAN connect to PCIE port6 for Vpro.	Swap PCIE port5 and port6 connection.
	15	01/10	BOM	33,	Distinguish with Vpro SKU.	Change UPCH1 and U59 BOM Structure to "8111E@" for non-Vpro SKUs.
	16	01/11	Circuit, layout	43	+USB_VCCCE no bulk capacitor.	Change C2,C7,C8 power source from +USB_VCCCE to +USB_VCCCE.
	17	01/11	Circuit, layout	41	power CPU OTP issue, and power modified schematic.	Delete net EC pin27 "PWR_GPS_DOWN#" and EC pin 76 "PWRMOS_TEMP", delete R732.

QAQ1x HW PIR from DVT to PVT LA-8581P REV:0.2 -> 0.3 <2012.02.24~2012.03.07. >

Rev	Item	Date	Impact	Page	Change Cause	Modify Description
0.3	1	02/24	Circuit, BOM	35	LL1 and CL13 change after EVT, DVT schematic missed and used MEMO for change.	Change LL1 from 4.7uH "SHI00004T00" to 2.2uH "SHI0000AA00". CL13 from 22uF "SE00000010" to 4.7uF "SE107475K80".
	2	02/24	BOM	37	DVT board card reader JMB389 can't detect 4IN1 card.	Delete R39 BOM structure "388@".
	3	02/24	BOM	27	HDMI HPD signal level is too low for HDMI detection.	Add "@" to RH142.
	4	02/24	Circuit, layout, BOM	41,13	PVT add GPU GPS feature.	Add R266 "@", R267 "@", R268 at Page13, add "@" to DV6. Change net ACIN_BUF to GPS_DOWN#, add net PWR_GPS_DOWN#, EC_GPS_DOWN#, PWRMOS_TEMP.
	5					
	6	02/24	Circuit, layout, BOM	28	requirement from Sourcer and buyer.	Change RP1, RP3 from row resistor "SD309820180" to single ones "SD028820180"-R320,R321,R322,R323,R324,R327,R329,R330.
	7	02/24	BOM	35	UL5 BOM structure error with vPro SKU.	Delete UL5 BOM structure "8111E@".
	8	03/01	Circuit, layout, BOM	35	LAN vendor Realtek suggest:Reserve CLKREQ_LAN# pull up 10Kohm to +3V_LAN.	Reserve CLKREQ_LAN# pull up 10Kohm to +3V_LAN; add RL25 and unmount it.
	9	03/01	BOM	35	LAN vendor Realtek suggest:Reserve UL1 pin28 "EC_SWI#" pull up 10Kohm to +3V_LAN.	Modify reserved resistor RL3 from 100Kohm to 10Kohm.
	10	03/01	Circuit, layout, BOM	35	LAN vendor Realtek suggest: 6pcs decoupling capacitor for UL1 Pin 12, 27, 39, 42, 47, 48.	Add one more piece capacitor CL12 close to UL1.
	11	03/01	Circuit, layout, BOM	41	Reserve and add pull up for added net of EC pin27,68.	Reserve R732 10Kohm and add R733 100Kohm pull up to +3VS for EC pin27,68, add R734 0ohm for PWR_GPS_DOWN# connect to EC.
	12	03/01	Circuit, layout, BOM	13	Reserve a 0ohm resistor for "GPS_DOWN#" to "PWR_GPS_DOWN#".	Reserve a 0ohm resistor R270 for "GPS_DOWN#" to "PWR_GPS_DOWN#".
	13	03/02	Circuit, layout	41	power circuit removed net "PWR_MOS_TEMP", added net "GREEN_PWR4".	Remove net "PWR_MOS_TEMP", add net "GREEN_PWR4" to EC pin 76.
	14	03/05	BOM	26 35 37,34 13	Adjust crystal loading capacitors' value according to matching test result.	Change Y3 from SJ10000DJ00 to SJ10000E800, C869 from SE071150J80 to SE071100J80, C225 from SE071120J80 to SE071100J80. Change YL1 from SJ10000DJ00 to SJ10000E800, CL26 and CL27 from SE071270J80 to SE071120J80. Change C54 and C82 from SE071120J80 to SE071150J80; C766,C767 from SE071150J80 to SE071180J80. Change YV1 from SJ10000DK00 to SJ100009700, CV46 and CV47 from SE071180J80 to SE071100J80. Add RS22 10Kohm pull up to +3V_SC for US4 Pin26, and change reserved pull down resistor RS21 from 0ohm to 10Kohm.
	15	03/05	Circuit, layout, BOM	39	Refer to QAL50/S1 design for smart card to add pull high to US4 pin26.	Add RS22 10Kohm pull up to +3V_SC for US4 Pin26, and change reserved pull down resistor RS21 from 0ohm to 10Kohm.

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2008/02/13	Deciphered Date	2010/12/31	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF P&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				#0191E
				Date: Friday, August 24, 2012
				Sheet 59 of 60

QAQ1x HW PIR from DVT to PVT LA-8581P REV:0.2 -> 0.3 <2012.02.24~2012.03.07. >

Rev	Item	Date	Impact	Page	Change Cause	Modify Description
0.3	16	03/05	Circuit, BOM	28,39	smart card device lost at USB 3.0 port.	Change smart card reader from USB port 2 to port 5.
	17	03/06	BOM	31	PCH VCCDSW3_3 change power connection from +3VALW_PCH to +3VALW.	Add "@" to R415, delete "@" to R382.
	18	03/06	Circuit, layout, BOM	35,36, 39,29, 41,45	ErP lot 6 fail, reserve a EC pin VSB_EN to control VSB; reserve LAN WAKE to EC and PCH GPIO27.	Delete reserved net AOAC_ON (EC pin 38) and DRAMRST_GATE (EC pin 98) and their test point T23,T24. Use these two pins for new added net VSB_EN_R and EC_PME# Reserve net GPIO27_WAKE#, EC_PME# for LAN WAKE, reserve net EC_PME# to WLAN, WWAN and PCIE Express card wake. thus, add R702@, RH122@, RH171, R331@, RL8(8111E@),RL9@, RL10@, R100@, R102, R761@, R767@,R768@. Reserve net VSB_EN, thus add R765@, R766, R817, R818@, R819@; delete R816@, add @ to R754.
	19	03/06	Circuit, layout, BOM	25	Reserve big size crystal Y6 for 32.768KHz.	Reserve big size crystal Y6 for 32.768KHz.
	20	03/08	BOM	40,43	UU1 SA000047500 was forbidden, change material requirement from buyer.	Change UU1 from SA000047500 to SA000033H00; Correct U6 description and value.
	21	03/08	BOM	43,44	Change C4,C6 from SE053475Z05 to normal part SE053475Z80.	Change C4,C6 from SE053475Z05 to normal part SE053475Z80.

QAQ1x HW PIR from PVT to Pre-MP LA-8581P REV:0.3 -> 1.0 <2012.04.18~2012.04.25. >

Rev	Item	Date	Impact	Page	Change Cause	Modify Description
1.0	1	04/19	Circuit, BOM,layout	25	Reserve +5VS for MOS Q10 gate of audio sync signal to PCH HDA sync signal.	Add 0ohm 0402 resistor R189@ and R190.
	2	04/19	BOM	25,34	Change 32.768KHz crystal P/N, and RTC capacitor C204 from 15pF to 18pF.	Change Y2, X3 from SJ10000BM00 to SJ100001K00. change C204 from SE071150J80 to SE071180J80.
	3	04/19	BOM	39	to solve issue of "Smart Card also show in Device Manager after plug out it".	Change US4 from SA00004200 to SA00004210.
	4	04/19	Circuit,layout	45	Reserve 820Kohm resistor to GND for +3VALW_PCH and +1.05VS_DGPU DC/DC MOS	GATE. Add 820Kohm R432@ and R435@.
	5	04/19	BOM	45,41	For ErP lot6, add +3VALW to +3VALW_PCH DC/DC circuit.	Delete @ for U25, Q46, Q49, R813, C837, C839, C838, R804, C836, R807, R754.
	6	04/20	BOM,layout		cost down: change some 0ohm resistors to short pad.	cost down: change some 0ohm resistors to short pad.
	7	04/23	BOM	42	vPro: Intel suggest to change R1232 from 2.2K to 10K.	vPro: change R1232@ from 2.2K to 10K.
	8	04/23	BOM	42	vPro: Intel suggest to change C470 from 10uF to 22uF.	vPro: change C470 from 10uF to 22uF.
	9	04/23	BOM	35	vPro: Intel suggest to change CL34 from 0.1uF to 1uF.	vPro: change CL34 from 0.1uF to 1uF. keep CL34 0.1uF for 8111E LAN.
		04/23	Circuit, BOM,layout	42	vPro: Reserve LAN WAKE to EC.	vPro reserve R559@ 0ohm for LAN WAKE connect to EC.
		04/25	Circuit,layout	35	There is not enough space for LAN GND ESD diodes. EMI test OK without the two ESD diodes.	Remove DL3@, DL4@.

Security Classification	Compal Secret Data		Title	
Issued Date	2008/02/13	Deciphered Date	2010/12/31	SCHEMATICS, MB A8581
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number #0191E
Date: Friday, August 24, 2012				Sheet 60 of 60

www.s-manuals.com