

Intel BayTrail-D Platform

Date : 2013/12/27
Version 1.0

Compal Confidential


ZAA00(C260) LA-B001P Schematics Document

Intel BayTrail-D Platform

AIO M/B


REV: 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/01/03	Deciphered Date	2014/01/03	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019RF	1.0
				Date:	Tuesday, March 25, 2014
				Sheet	1 of 48



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title Block Diagrams	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number Rev 1.0
Date: Tuesday, March 25, 2014				Sheet	2 of 48

Power ON



T0: +RTCVCC stable to RTCST# high > 9ms
 T1: VR ramp up time from 10% to 90% voltage level < 2ms
 T2 :Rail to subsequent rail turn on delay < 2ms
 T3 :+VALWAS stable to EC_RSMRST# high > 10ms
 T4 :+VS rails stable to PMC_CORE_PWROK > TBD

NOTE:




1. T1 and T2 are recommended time for all the VR rails unless specified otherwise. The VR ramp up time T2 and subsequent rail delay T3 are put in place to avoid inrush current which may be caused by multiple loads turning on simultaneously or fast charging of VR output decoupling.

2. Platform devices other than SOC sequencing are not explicitly shown as they are not limited by the SOC sequencing requirement.

File: Power Sequence		Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number		Rev	
Date: Tuesday, March 25, 2014				Sheet 4 of 48		1.0	





Channel A Only

Channel B open



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	BayTrail-D Memory DDR3L
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	1.0	
Date:	Tuesday, March 25, 2014	Sheet	5	of 48

Intel ORB
HDMI



USOC1C

AV3	DDIO_TXP_0	1.0V	AV2	DDIO_TXN_0	1.0V
AT2	DDIO_TXP_1	1.0V	AT3	DDIO_TXN_1	1.0V
AR3	DDIO_TXP_2	1.0V	AR1	DDIO_TXN_2	1.0V
AP3	DDIO_TXP_3	1.0V	AP2	DDIO_TXN_3	1.0V
AL3	DDIO_AUXP	1.0V	AL1	DDIO_AUXN	1.0V
D27	DDIO_HPD	1.8V			
C26	DDIO_DDCDATA	1.8V	C28	DDIO_DDCCLK	1.8V
B28	DDIO_VDDEN	1.8V	C27	DDIO_BKLTEN	1.8V
B26	DDIO_BKLTCTL	1.8V	B26	DDIO_BKLTCTL	1.8V
AK12	DDIO_RCOMP_P		AK13	DDIO_RCOMP_N	
AM14	RESERVED_AM14		AM13	RESERVED_AM13	
AM3	VSS_AM3		AM2	VSS_AM2	
T2	RESERVED_T2		T3	RESERVED_T3	
AB3	RESERVED_AB3		AB2	RESERVED_AB2	
Y3	RESERVED_Y3		Y2	RESERVED_Y2	
W3	RESERVED_W3		W1	RESERVED_W1	
V3	RESERVED_V3		V2	RESERVED_V2	
F3	RESERVED_F3		F1	RESERVED_F1	
R1	RESERVED_R1		AD6	RESERVED_AD6	
AD4	RESERVED_AD4		AB9	RESERVED_AB9	
AB7	RESERVED_AB7		Y4	RESERVED_Y4	
V6	RESERVED_V6		V6	RESERVED_V6	
A29	RESERVED_A29		A29	GPIO_S0_NC_13	
C29	RESERVED_C29		AB14	RESERVED_AB14	
B30	RESERVED_B30		C30	GPIO_S0_NC_12	
	RESERVED_C30			RESERVED_C30	

VALLEYVIEW-M_FCBGA1170





3 OF 10

GPIO_S0_NC[13]:
Multiplexed with Hardware Straps Pin:MDSI_DDCDATA




AG3	DP0_TXP0_C	UMA@C2	1	2	1U_0402_16V7K	EDP_TXP0	<25>
AG1	DP0_TXN0_C	UMA@C3	1	2	1U_0402_16V7K	EDP_TXN0	<25>
AF3	DP0_TXP1_C	UMA@C4	1	2	1U_0402_16V7K	EDP_TXP1	<25>
AD3	DP0_TXN1_C	UMA@C5	1	2	1U_0402_16V7K	EDP_TXN1	<25>
AD2	DDI1_TXN_2						
AC3	DDI1_TXN_2						
AC1	DDI1_TXP_3						
	DDI1_TXN_3						
AK3	DP0_AUXP_C	C6	1	2	UMA@	EDP_AUXP	<25>
AK2	DP0_AUXN_C	C7	1	2	UMA@	EDP_AUXN	<25>
K30	DDI1_HPD					EDP_HPD#	<25>
P30	DDI1_ENB	ENABLE					
G30	DDI1_ENB						
	DDI1_ENB						
N30	DDI1_ENVDD						
J30	DDI1_ENBKL						
M30	DDI1_PWM						
AH3	VSS_AH3						
AH2	VSS_AH2						
AH14	RESERVED_AH14						
AH13	RESERVED_AH13						
AF14	RESERVED_AF14						
AF13	RESERVED_AF13						
BA3	VGA_RED						
AY2	VGA_BLUE						
BA1	VGA_GREEN						
AW1	VGA_IREF						
AY3	VGA_IRTN						
BD2	VGA_HSYNC						
BF2	VGA_VSYNC						
BC1	VGA_DDCCLK						
BC2	VGA_DDCDATA						
	RESERVED_T7						
	RESERVED_T9						
	RESERVED_AB13						
	RESERVED_AB12						
	RESERVED_Y12						
	RESERVED_Y13						
	RESERVED_W10						
	RESERVED_V9						
	RESERVED_T12						
	RESERVED_T10						
	RESERVED_V14						
	RESERVED_V13						
	RESERVED_V14						
	RESERVED_T14						
	RESERVED_T13						
	RESERVED_T6						
	RESERVED_T4						
	RESERVED_P14						
	GPIO_S0_NC_15						
	GPIO_S0_NC_16						
	GPIO_S0_NC_17						
	GPIO_S0_NC_18						
	GPIO_S0_NC_19						
	GPIO_S0_NC_20						
	GPIO_S0_NC_21						
	GPIO_S0_NC_22						
	GPIO_S0_NC_23						
	GPIO_S0_NC_24						
	GPIO_S0_NC_25						
	GPIO_S0_NC_26						

Closed to RTS2136R











Follow CRB v1.15 0ohm till to GND





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BayTrail-D Display
Size	Document Number	Rev	1.0	
Date:	Tuesday, March 25, 2014	Sheet	6	of 48









Security Classification		Compal Secret Data		Title	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Compal Electronics, Inc. BayTrail-D SATA/PCI-E/HDA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
Date: Tuesday, March 25, 2014				Sheet	7 of 48




Change SPI ROM BIOS SOCKET




Security Classification	Compal Secret Data		Title	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Compal Electronics, Inc. BayTrail-D CLK/PMU/SPI/RTC
<p>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				
Document Number	Date: Tuesday, March 25, 2014			Sheet 8 of 48





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title BayTrail-D Power1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
Date: Tuesday, March 25, 2014				Sheet	10 of 48




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title	BayTrail-D Power2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				Date: Tuesday, March 25, 2014	Sheet 11 of 48



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title BayTrail-D GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
Date: Tuesday, March 25, 2014			Sheet 12 of 48		




XDP-SFF-26Pin







Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	BayTrail-D Debug	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
Date: Tuesday, March 25, 2014				Sheet 13	of 48

Signal voltage level = 0.675 V
 PLACE TWO 4.7K RESISTORS CLOSE TO
 DIMM5 ON DIMM_VREF_CA / DIMM_VREF_DQ
 Decoupling caps are needed; one 0.1 µF placed close to VREF pins of each DDR3 SDRAM.























- DDR_A DQ[0..63] <-> DDR_A_DQ[0..63] <->
- DDR_A MA[0..15] <-> DDR_A_MA[0..15] <->
- DDR_A DM[7..0] <-> DDR_A_DM[0..7] <->
- DDR_A DQS[7..0] <-> DDR_A_DQS[0..7] <->
- DDR_A DQS# [7..0] <-> DDR_A_DQS#[0..7] <->



DIMM_A H:4mm Reverse--> STD 0809

Security Classification	Compal Secret Data		Title	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	DDR3L DIMMA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	1.0	
Custom		Date:	Tuesday, March 25, 2014	Sheet 14 of 48




Sense Pin	Impedance	Codec Signals
SENSE A	39.2K	HP-OUT (PIN 32,33)
	20K	MIC1 (PIN 21, 22)





<-7> PCIE_PTX_C_DRX_P0
 <-7> PCIE_PTX_C_DRX_N0
 <-7> PCIE_PTX_C_DRX_P1
 <-7> PCIE_PTX_C_DRX_N1

Pin	Signal	IO Type
AE12	PCIE_PTX_C_DRX_P0	GPIO
AE12	PCIE_PTX_C_DRX_N0	GPIO
AE12	PCIE_PTX_C_DRX_P1	GPIO
AE12	PCIE_PTX_C_DRX_N1	GPIO
AE13	PEX_RX0	GPIO
AE13	PEX_RX0_N	GPIO
AE14	PEX_RX1	GPIO
AE14	PEX_RX1_N	GPIO
AE15	PEX_RX2	GPIO
AE15	PEX_RX2_N	GPIO
AE16	PEX_RX3	GPIO
AE16	PEX_RX3_N	GPIO
AE17	PEX_RX4	GPIO
AE17	PEX_RX4_N	GPIO
AE18	PEX_RX5	GPIO
AE18	PEX_RX5_N	GPIO
AE19	PEX_RX6	GPIO
AE19	PEX_RX6_N	GPIO
AE20	PEX_RX7	GPIO
AE20	PEX_RX7_N	GPIO
AE21	PEX_RX8	GPIO
AE21	PEX_RX8_N	GPIO
AE22	PEX_RX9	GPIO
AE22	PEX_RX9_N	GPIO
AE23	PEX_RX10	GPIO
AE23	PEX_RX10_N	GPIO
AE24	PEX_RX11	GPIO
AE24	PEX_RX11_N	GPIO
AE25	PEX_RX12	GPIO
AE25	PEX_RX12_N	GPIO
AE26	PEX_RX13	GPIO
AE26	PEX_RX13_N	GPIO
AE27	PEX_RX14	GPIO
AE27	PEX_RX14_N	GPIO
AE27	PEX_RX15	GPIO
AE27	PEX_RX15_N	GPIO
AD10	PEX_TX0	GPIO
AD10	PEX_TX0_N	GPIO
AD11	PEX_TX1	GPIO
AD11	PEX_TX1_N	GPIO
AD12	PEX_TX2	GPIO
AD12	PEX_TX2_N	GPIO
AD13	PEX_TX3	GPIO
AD13	PEX_TX3_N	GPIO
AD14	PEX_TX4	GPIO
AD14	PEX_TX4_N	GPIO
AD15	PEX_TX5	GPIO
AD15	PEX_TX5_N	GPIO
AD16	PEX_TX6	GPIO
AD16	PEX_TX6_N	GPIO
AD17	PEX_TX7	GPIO
AD17	PEX_TX7_N	GPIO
AD18	PEX_TX8	GPIO
AD18	PEX_TX8_N	GPIO
AD19	PEX_TX9	GPIO
AD19	PEX_TX9_N	GPIO
AD20	PEX_TX10	GPIO
AD20	PEX_TX10_N	GPIO
AD21	PEX_TX11	GPIO
AD21	PEX_TX11_N	GPIO
AD22	PEX_TX12	GPIO
AD22	PEX_TX12_N	GPIO
AD23	PEX_TX13	GPIO
AD23	PEX_TX13_N	GPIO
AD24	PEX_TX14	GPIO
AD24	PEX_TX14_N	GPIO
AD25	PEX_TX15	GPIO
AD25	PEX_TX15_N	GPIO
AD26	PEX_TX16	GPIO
AD26	PEX_TX16_N	GPIO
AD27	PEX_TX17	GPIO
AD27	PEX_TX17_N	GPIO
AD28	PEX_TX18	GPIO
AD28	PEX_TX18_N	GPIO
AD29	PEX_TX19	GPIO
AD29	PEX_TX19_N	GPIO
AD30	PEX_TX20	GPIO
AD30	PEX_TX20_N	GPIO
AD31	PEX_TX21	GPIO
AD31	PEX_TX21_N	GPIO
AD32	PEX_TX22	GPIO
AD32	PEX_TX22_N	GPIO
AD33	PEX_TX23	GPIO
AD33	PEX_TX23_N	GPIO
AD34	PEX_TX24	GPIO
AD34	PEX_TX24_N	GPIO
AD35	PEX_TX25	GPIO
AD35	PEX_TX25_N	GPIO
AD36	PEX_TX26	GPIO
AD36	PEX_TX26_N	GPIO
AD37	PEX_TX27	GPIO
AD37	PEX_TX27_N	GPIO
AD38	PEX_TX28	GPIO
AD38	PEX_TX28_N	GPIO
AD39	PEX_TX29	GPIO
AD39	PEX_TX29_N	GPIO
AD40	PEX_TX30	GPIO
AD40	PEX_TX30_N	GPIO
AD41	PEX_TX31	GPIO
AD41	PEX_TX31_N	GPIO
AD42	PEX_TX32	GPIO
AD42	PEX_TX32_N	GPIO
AD43	PEX_TX33	GPIO
AD43	PEX_TX33_N	GPIO
AD44	PEX_TX34	GPIO
AD44	PEX_TX34_N	GPIO
AD45	PEX_TX35	GPIO
AD45	PEX_TX35_N	GPIO
AD46	PEX_TX36	GPIO
AD46	PEX_TX36_N	GPIO
AD47	PEX_TX37	GPIO
AD47	PEX_TX37_N	GPIO
AD48	PEX_TX38	GPIO
AD48	PEX_TX38_N	GPIO
AD49	PEX_TX39	GPIO
AD49	PEX_TX39_N	GPIO
AD50	PEX_TX40	GPIO
AD50	PEX_TX40_N	GPIO
AD51	PEX_TX41	GPIO
AD51	PEX_TX41_N	GPIO
AD52	PEX_TX42	GPIO
AD52	PEX_TX42_N	GPIO
AD53	PEX_TX43	GPIO
AD53	PEX_TX43_N	GPIO
AD54	PEX_TX44	GPIO
AD54	PEX_TX44_N	GPIO
AD55	PEX_TX45	GPIO
AD55	PEX_TX45_N	GPIO
AD56	PEX_TX46	GPIO
AD56	PEX_TX46_N	GPIO
AD57	PEX_TX47	GPIO
AD57	PEX_TX47_N	GPIO
AD58	PEX_TX48	GPIO
AD58	PEX_TX48_N	GPIO
AD59	PEX_TX49	GPIO
AD59	PEX_TX49_N	GPIO
AD60	PEX_TX50	GPIO
AD60	PEX_TX50_N	GPIO
AD61	PEX_TX51	GPIO
AD61	PEX_TX51_N	GPIO
AD62	PEX_TX52	GPIO
AD62	PEX_TX52_N	GPIO
AD63	PEX_TX53	GPIO
AD63	PEX_TX53_N	GPIO
AD64	PEX_TX54	GPIO
AD64	PEX_TX54_N	GPIO
AD65	PEX_TX55	GPIO
AD65	PEX_TX55_N	GPIO
AD66	PEX_TX56	GPIO
AD66	PEX_TX56_N	GPIO
AD67	PEX_TX57	GPIO
AD67	PEX_TX57_N	GPIO
AD68	PEX_TX58	GPIO
AD68	PEX_TX58_N	GPIO
AD69	PEX_TX59	GPIO
AD69	PEX_TX59_N	GPIO
AD70	PEX_TX60	GPIO
AD70	PEX_TX60_N	GPIO
AD71	PEX_TX61	GPIO
AD71	PEX_TX61_N	GPIO
AD72	PEX_TX62	GPIO
AD72	PEX_TX62_N	GPIO
AD73	PEX_TX63	GPIO
AD73	PEX_TX63_N	GPIO
AD74	PEX_TX64	GPIO
AD74	PEX_TX64_N	GPIO
AD75	PEX_TX65	GPIO
AD75	PEX_TX65_N	GPIO
AD76	PEX_TX66	GPIO
AD76	PEX_TX66_N	GPIO
AD77	PEX_TX67	GPIO
AD77	PEX_TX67_N	GPIO
AD78	PEX_TX68	GPIO
AD78	PEX_TX68_N	GPIO
AD79	PEX_TX69	GPIO
AD79	PEX_TX69_N	GPIO
AD80	PEX_TX70	GPIO
AD80	PEX_TX70_N	GPIO
AD81	PEX_TX71	GPIO
AD81	PEX_TX71_N	GPIO
AD82	PEX_TX72	GPIO
AD82	PEX_TX72_N	GPIO
AD83	PEX_TX73	GPIO
AD83	PEX_TX73_N	GPIO
AD84	PEX_TX74	GPIO
AD84	PEX_TX74_N	GPIO
AD85	PEX_TX75	GPIO
AD85	PEX_TX75_N	GPIO
AD86	PEX_TX76	GPIO
AD86	PEX_TX76_N	GPIO
AD87	PEX_TX77	GPIO
AD87	PEX_TX77_N	GPIO
AD88	PEX_TX78	GPIO
AD88	PEX_TX78_N	GPIO
AD89	PEX_TX79	GPIO
AD89	PEX_TX79_N	GPIO
AD90	PEX_TX80	GPIO
AD90	PEX_TX80_N	GPIO
AD91	PEX_TX81	GPIO
AD91	PEX_TX81_N	GPIO
AD92	PEX_TX82	GPIO
AD92	PEX_TX82_N	GPIO
AD93	PEX_TX83	GPIO
AD93	PEX_TX83_N	GPIO
AD94	PEX_TX84	GPIO
AD94	PEX_TX84_N	GPIO
AD95	PEX_TX85	GPIO
AD95	PEX_TX85_N	GPIO
AD96	PEX_TX86	GPIO
AD96	PEX_TX86_N	GPIO
AD97	PEX_TX87	GPIO
AD97	PEX_TX87_N	GPIO
AD98	PEX_TX88	GPIO
AD98	PEX_TX88_N	GPIO
AD99	PEX_TX89	GPIO
AD99	PEX_TX89_N	GPIO
AD100	PEX_TX90	GPIO
AD100	PEX_TX90_N	GPIO
AD101	PEX_TX91	GPIO
AD101	PEX_TX91_N	GPIO
AD102	PEX_TX92	GPIO
AD102	PEX_TX92_N	GPIO
AD103	PEX_TX93	GPIO
AD103	PEX_TX93_N	GPIO
AD104	PEX_TX94	GPIO
AD104	PEX_TX94_N	GPIO
AD105	PEX_TX95	GPIO
AD105	PEX_TX95_N	GPIO
AD106	PEX_TX96	GPIO
AD106	PEX_TX96_N	GPIO
AD107	PEX_TX97	GPIO
AD107	PEX_TX97_N	GPIO
AD108	PEX_TX98	GPIO
AD108	PEX_TX98_N	GPIO
AD109	PEX_TX99	GPIO
AD109	PEX_TX99_N	GPIO
AD110	PEX_TX100	GPIO
AD110	PEX_TX100_N	GPIO

DIBR3@ N13M-QE1-S-A1_BGA533




<8> CLK_PCIE_VGA
 <8> CLK_PCIE_VGA#
 PEX_TSTCLK_OUT+
 PEX_TSTCLK_OUT-
 PEX_TREMP#
 PLT_RST_BUF#
 PEG_CLKREQ#



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019RF
				Rev 1.0
				Date: Tuesday, March 25, 2014 Sheet 16 of 48


VRAM Interface

<21> MDA[31..0] ← MDA[31..0]
 <22> MDA[63..32] ← MDA[63..32]



Mode	D Address	DATA Bus
	Address	0..31 32..63
	FBx_CMD0	CS0#_L
	FBx_CMD1	
	FBx_CMD2	ODT_L
	FBx_CMD3	CKE_L
	FBx_CMD4	A14 A14
	FBx_CMD5	RST RST
	FBx_CMD6	A9 A9
	FBx_CMD7	A7 A7
	FBx_CMD8	A2 A2
	FBx_CMD9	A0 A0
	FBx_CMD10	A4 A4
	FBx_CMD11	A1 A1
	FBx_CMD12	BA0 BA0
	FBx_CMD13	WE# WE#
	FBx_CMD14	A15 A15
	FBx_CMD15	CAS# CAS#
	FBx_CMD16	
	FBx_CMD17	
	FBx_CMD18	ODT_H
	FBx_CMD19	CKE_H
	FBx_CMD20	A13 A13
	FBx_CMD21	A8 A8
	FBx_CMD22	A6 A6
	FBx_CMD23	A11 A11
	FBx_CMD24	A5 A5
	FBx_CMD25	A3 A3
	FBx_CMD26	BA2 BA2
	FBx_CMD27	BA1 BA1
	FBx_CMD28	A12 A12
	FBx_CMD29	A10 A10
	FBx_CMD30	RAS# RAS#

*A15 is not required for any x16 device, even up to 4Gb density *A15 is only needed if we support x8 configurations, and only at 4Gb




Place close to the first T point

Command Bit	Default Pull-down
ODTx	10k
CKEx	10k
RST	10k
CS*	No Termination

FBA_ODT_H R108 1 DIS@ 2 10K 0402 5%
 FBA_ODT_L R109 1 DIS@ 2 10K 0402 5%
 FBA_CKE_H R110 1 DIS@ 2 10K 0402 5%
 FBA_CKE_L R111 1 DIS@ 2 10K 0402 5%
 FBA_RST# R112 1 DIS@ 2 10K 0402 5%






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title	N13M VRAM Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	4019RF	Rev	1.0	Date	Tuesday, March 25, 2014
Sheet	17	of	48		






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA...				N13M POWER
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 4019RF
Date:	Tuesday, March 25, 2014	Sheet	19	of 48

RANK 0 [31...0] VRAM DDR3 Chips



<17> MDA[31..0] ← MDA[31..0]



Place close to the first T point



Place close to RANK0 VRAM







Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.
Issued Date	2012/09/28	Deciphered Date	2013/09/28	Document Number	VGA_NI3M_VRAM_RANK_0L
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	4019RF
				Date:	Tuesday, March 25, 2014
				Sheet	21 of 48
				Rev	1.0





RANK 0 [63...32]

VRAM DDR3 Chips


<17> MDA[63..32] ← MDA[63..32]




Place close to the first T point




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2012/09/28	Deciphered Date	2013/09/28	VGA_N13M_VRAM_RANK_0H	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	4019RF	
Date:	Tuesday, March 25, 2014	Sheet	22	of	48




Converter




Converter output side




Converter





Converter




LVDS-POWER



HD Camera








Security Classification	Compal Secret Data		Title	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom
				Rev 1.0
Date: Tuesday, March 25, 2014				Sheet 23 of 48







Pin	Signal	Component	Value	Notes
<18>	VGA_HDMI_CLK+	VGA HDMI CLK+	DIS H@260	1
<18>	VGA_HDMI_CLK-	VGA HDMI CLK-	DIS H@261	1
<18>	VGA_HDMI_TX0+	VGA HDMI TX0+	DIS H@262	1
<18>	VGA_HDMI_TX0-	VGA HDMI TX0-	DIS H@263	1
<18>	VGA_HDMI_TX1+	VGA HDMI TX1+	DIS H@264	1
<18>	VGA_HDMI_TX1-	VGA HDMI TX1-	DIS H@265	1
<18>	VGA_HDMI_TX2+	VGA HDMI TX2+	DIS H@267	1
<18>	VGA_HDMI_TX2-	VGA HDMI TX2-	DIS H@268	1




Pin	Signal	Component	Value	Notes
<6>	HDMI_P2	UMA H@C274	2	1 .1U_0402_16V7K
<6>	HDMI_P3	UMA H@C273	2	1 .1U_0402_16V7K
<6>	HDMI_P0	UMA H@C271	2	1 .1U_0402_16V7K
<6>	HDMI_P1	UMA H@C270	2	1 .1U_0402_16V7K
<6>	HDMI_CLKN	UMA H@C275	2	1 .1U_0402_16V7K
<6>	HDMI_CLKP	UMA H@C276	2	1 .1U_0402_16V7K
<6>	HDMI_N1	UMA H@C269	2	1 .1U_0402_16V7K
<6>	HDMI_P1	UMA H@C272	2	1 .1U_0402_16V7K



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI CONN.	
Date: Tuesday, March 25, 2014				Sheet	24 of 48
				Rev	1.0




Power Consumption:
 Pin 22 (PVCC) < 50 mA
 Pin 18 (SWR_VDD) < 200mA (layout trace > 40 mil)
 Pin5 (DPV33) < 20mA
 Pin 17 (SWR_LX) < 600mA (layout trace > 60 mil)
 Pin 15 (SWR_VCCK) < 100mA (layout trace > 60 mil)
 Pin 43 (VCCK) < 50mA
 Pin 11 (DPV12) < 100mA



		Pin 47	
		0	1
Pin 48	0	X	EP Mode EP pop
	1	SON	EPBROW


RTD2136R
 S IC RTD2136R-CG QFN 48P DP/LVDS CTRL

WOL circuit (Connect +3V_LAN to +3VALW)





+3.3V_LAN rising time (10%~90%) need > 0.5ms and <100ms.



Power (Decoupling Cap.)




**C505, C506, close to U36
Pin 17,18, respectively**



Crystal






Security Classification		Compal Secret Data		Title	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	LAN RTL8111	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number	Date:	Tuesday, March 25, 2014	Sheet	26 of 48
					Rev 1.0





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title	RJ45 / Speaker conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
Date:	Tuesday, March 25, 2014	Sheet	27	of	48

For Wireless LAN







Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title	Mini PCIE(WLAN)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	Document Number
				Date:	Tuesday, March 25, 2014
				Sheet	28 of 48
				Rev	1.0


SATA HDD Conn.




SATA ODD Conn





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/ODD/FAN&Screw Hole Size: Custom Document Number: _____ Date: Tuesday, March 25, 2014
			Sheet	Rev
			29	1.0
			of	
			48	




System Global Power State	TPS2546/TPS2544 Mode	Charging	CTL1	CTL2	CTL3	ILIM_SEL	Current Limit Setting
S3	SDP, no discharge to / from CDP		1	1	1	0	ILIM_LO
S0	CDP, load detection with ILIM_LO + 60mA thresholds or if a BC1.2 primary detection occurs		1	1	1	1	ILIM_HI
S4/S5	Auto mode, load detection with power wake thresholds, no mouse wake		0	0	1	1	ILIM_HI






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
Date:	Tuesday, March 25, 2014	Sheet	31	of 48

TOP side
For debug




Power Brd Connector


PU 4.7K on EC side



TPM (Reserve)





LED Brd Connector







Reserve for EMI.

PWR_ON_LED# 2 | EMC@ C404 1000P_0402_50V7K
 SOC_SATALED# 2 | EMC@ C405 470P_0402_50V7K
 WLAN_LED# 2 | EMC@ C406 470P_0402_50V7K






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title	
				TP/LED/TPM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date: Tuesday, March 25, 2014	Rev 1.0
				Sheet 33 of 48	






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title USB Cardreader	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number Document Number	Rev 1.0
Date: Tuesday, March 25, 2014				Sheet	34 of 48

USB2.0 Power




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB connector
Size	C	Document Number		Rev
Date:	Tuesday, March 25, 2014	Sheet	35 of 48	1.0

Normal Platform (Not support M-STATE and Deep Sleep)



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC DC
Document Number	Date: Tuesday, March 25, 2014		Sheet 36 of 48	Rev 1.0





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/05	Deciphered Date	2014/08/15	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DCIN / CONN
			Document Number	Rev
			4019RF	1.0
			Date: Tuesday, March 25, 2014	Sheet 37 of 48

Module model information

RT8243A_V1.mdd

ENLDO (V)	ENM (V)	ENTRIP1 (V)	ENTRIP2 (V)	LDO5	LDO3	+5VALW	+3VALW
Low	Low	X	X	Off	Off	Off	Off
">1.6V" =>High	Low	X	X	On	On	Off	Off
">1.6V" =>High	">2.3V" =>High	Off	Off	On	On	Off	Off
">1.6V" =>High	">2.3V" =>High	Off	On	On	On	Off	On
">1.6V" =>High	">2.3V" =>High	On	On	On	On	On	On
">1.6V" =>High	">2.3V" =>High	On	Off	On	On	On	Off

ENTRIPx adjustment range: 0.5V~3V, floating or over 4.5V will shutdown channel.



ENLDO threshold ON: 1.2min 1.6typ 2max
OFF: 0.9min 0.95typ 1max

B+ threshold ON: 5.19min 6.92typ 8.65max
OFF: 3.89min 4.11typ 4.33max

VIN rising threshold: 5.1typ 5.5max
falling threshold: 3.5min 4.5max

+V_3.3VP
Ipeak=6A; Imax=3.1A; Iocp(set)>=10A
Fsw=300K

Rds H/S --> typ:24 mohm ; max: 30 mohm
L/S --> typ: 13.5 mohm ; max: 16.5 mohm

Delta IL=[(Vin-Vo)/L]*[(Vin/Vout)*T]=2.22A
LIR=Delta IL/Ipeak=0.37

L=Vout[1-(Vout/Vin)]/LIR*Iout*Fsw=3.3uH
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=379.53uF

CINBULK=ILoad*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=1.1uF

5V=321KHz 3V=375KHz (Vin=12 ~ 25v)
(By Rton= 68K ohm)

+V_5VP
Ipeak=6A ; Imax=4.9A, Iocp(set)>=10A
Fsw=321K,
Rds H/S --> typ:24 mohm ; max: 30 mohm
L/S --> typ: 13.5 mohm ; max: 16.5 mohm

Delta IL=[(Vin-Vo)/L]*[(Vin/Vout)*T]=3.54A
LIR=Delta IL/Ipeak=0.59


L=Vout[1-(Vout/Vin)]/LIR*Iout*Fsw=3.3uH
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=197.26uF

CINBULK=ILoad*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=1.75uF

For EC use +3VALW, mark "@" for +3VL

Security Classification	Compal Secret Data		3VALW/5VALW	
Issued Date	2013/08/15	Deciphered Date	2014/08/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				ZAA00 MB
				Rev 1.0
Date: Tuesday, March 25, 2014				Sheet 38 of 48

+0.675VSP
 TDC=0.42A
 Ipeak=0.6A ; 1.2Ipeak=0.72A



+1.35VP
 Ipeak=3.4A ; Iocp>=10A ; Imax=2.4A
 Fsw=285K
 $\Delta IL = [(Vin - Vo) / L] * [(Vin / Vout) * T] = 0.94A$
 $LIR = \Delta IL / Ipeak = 0.276$
 $L = Vout [1 - (Vout / Vin)] / LIR * Iout * Fsw = 4.7uH$
 $Cout = [L * (Iout + \Delta IL / 2) ^ 2] / [(Vout + \Delta V) ^ 2 - Vout ^ 2] = 634.18uF$
 $CINBULK = ILoad * Vout * (Vin - Vout) / (Fsw * Vin ^ 2 * VINPP) = 0.38uF$

$V_{out} = V_{fb} * [1 + (R_t / R_b)]$
 $= 0.75 * [1 + (12K / 15K)]$
 $= 1.35V$

Pin 14 Via*2


Pin 5 is FB

MOS Rds(ON) : Max=16.5m-ohm
 Min=13.5m-ohm

<5> DDR_PWROK

<32> SYSON

<32,36,40,41,42,45> SUSP#




Security Classification		Compal Secret Data		Title	
Issued Date	2013/08/12	Deciphered Date	2014/08/12	+1.35VP / +0.675VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019RF	1.0
Date: Tuesday, March 25, 2014				Sheet	39 of 48

+1.05VSP
 $V_{in} = 3.3V$
 $I_{in} = 4.05 * 1.05 / 0.85 / 3.3$
 $= 1.52A$

+1.05VSP

4*4*2
 $I_{sat}: 9A$
 $DCR: 29m \Omega (Max)$



$$V_{out} = V_{fb} * [1 + (R_t / R_b)]$$

$$= 0.6 * [1 + (15K / 20K)]$$


$$= 1.05V$$

+1.05VSP
 $I_{peak} = 4.05A$; $CL(min) \geq 4.4A$; $F_{sw} = 1MHz$
 $\Delta IL = [(V_{in} - V_o) / L] * [(V_{in} / V_{out}) * T] = 0.716A$
 $LIR = \Delta IL / I_{peak} = 0.177$
 $L = V_{out} [1 - (V_{out} / V_{in})] / LIR * I_{out} * F_{sw} = 1.0uH$
 $CINBULK = I_{Load} * V_{out} * (V_{in} - V_{out}) / (F_{sw} * V_{in}^2 * VINPP) = 2.66uF$

+1.0VALWP
 $V_{in} = 3.3V$
 $I_{in} = 3.4 * 1 / 0.85 / 3.3$
 $= 1.22A$

+1.0VALWP

4*4*2
 $I_{sat}: 9A$
 $DCR: 29m \Omega (Max)$



$$V_{out} = V_{fb} * [1 + (R_t / R_b)]$$

$$= 0.6 * [1 + (9.76K / 14.7K)]$$

$$= 1V$$

+1VALWP
 $I_{peak} = 3.4A$; $CL(min) \geq 4.4A$; $F_{sw} = 1MHz$
 $\Delta IL = [(V_{in} - V_o) / L] * [(V_{in} / V_{out}) * T] = 0.697A$
 $LIR = \Delta IL / I_{peak} = 0.205$
 $L = V_{out} [1 - (V_{out} / V_{in})] / LIR * I_{out} * F_{sw} = 1.0uH$
 $CINBULK = I_{Load} * V_{out} * (V_{in} - V_{out}) / (F_{sw} * V_{in}^2 * VINPP) = 2.18uF$

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/12	Deciphered Date	2014/08/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.05VSP / +1.0VALWP Size Document Number Custom 4019RF Date: Tuesday, March 25, 2014 Sheet 40 of 48
Rev	1.0			


$$V_{out} = V_{fb} * [1 + (R_t / R_b)]$$

$$= 0.8 * [1 + (20K / 16K)]$$

$$= 1.8V$$

+1.8VALWP
 Ipeak=0.365A ;
 Iocp>=3.1A

RT9042:
 Quiescent Current (GND Current)
 IQ(typ)=0.6mA, IQ(max)=1.2mA
 PD=(Vin-Vout)*Iout + Vin*IQ =0.551W
 θ JA= 75°C/W*0.551=41.35°C




$$V_{out} = V_{fb} * [1 + (R_t / R_b)]$$

$$= 0.8 * [1 + (14K / 16K)]$$


$$= 1.5V$$

+1.5VSP
 Ipeak=0.072A
 Iocp>=3.1A

RT9042:
 Quiescent Current (GND Current)
 IQ(typ)=0.6mA, IQ(max)=1.2mA
 PD=(Vin-Vout)*Iout + Vin*IQ =0.133W
 θ JA= 75°C/W*0.551=10.01°C




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/15	Deciphered Date	2014/08/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019RF	1.0
				Date: Tuesday, March 25, 2014	Sheet 41 of 48



VFB=0.8V
 $V_o = 0.8(1 + R_t/R_b) = 0.8(1 + 14k/1k) = 12V$
 $CL(\min) = 8A$; $CL(\min) = 10A$; $CL(\min) = 12A$


+12VSP
 $I_{peak} = 2.5A$; $F_{sw} = 600KHz$
 $\Delta IL = [(V_{in} - V_o)/L] * [(V_{in}/V_{out}) * T] = 1.702A$
 $LIR = \Delta IL / I_{peak} = 0.851$
 $L = V_{out} [1 - (V_{out}/V_{in})] / LIR * I_{out} * F_{sw} = 4.7uH$
 $CINBULK = I_{Load} * V_{out} * (V_{in} - V_{out}) / (F_{sw} * V_{in}^2 * VINPP) = 2.59uF$

SI7716ADN-T1-GE3_POWERPAK8-5
 $R_{ds(on)} : 13.5m\Omega - 16.5m\Omega$



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2012/04/27	Deciphered Date	2013/04/27	PWR- 12VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	4019RF	Rev 1.0
			Date:	Tuesday, March 25, 2014	Sheet 42 of 48

<10> VGFX_VSNS



<32> VR_ON
 <8> VR_SVID_CLK
 <8> VR_SVID_ALERT#
 <8> VR_SVID_DATA
 <32> VR_HOT#



For VR_HOT#, already pull high at power side.

OCP:
 +SO_C_VCC: 18A
 +SOC_VNN: 21A
 OTP:
 VR_HOT at 110 deg.
 VR_ALERT at 107 deg


+SOC_VCC:
 Ipeak=12A; Fsw=450KHz; Vboot=1.1V
 Iocp>=18A
 Delta IL=[(Vin-Vo)/L]*[(Vin/Vout)*T]=10.5A
 LIR=Delta IL/Ipeak=0.875
 L=Vout[1-(Vout/Vin)]/LIR*Iout*Fsw=0.22uH
 Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
 =1339.17uF
 CINBULK=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.69uF

+SOC_VNN:
 Ipeak=14A; Fsw=450KHz; Vboot=1.1V
 Iocp>=21A
 Delta IL=[(Vin-Vo)/L]*[(Vin/Vout)*T]=10.5A
 LIR=Delta IL/Ipeak=0.75
 L=Vout[1-(Vout/Vin)]/LIR*Iout*Fsw=0.22uH
 Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
 =1667.7uF
 CINBULK=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.81uF

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/12/01	Deciphered Date	2013/07/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAI DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 4019RF
Date:				Rev 1.0
Sheet 43 of 48				




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019RF	1.0
Date: Tuesday, March 25, 2014				Sheet	44 of 48





Layout Note:
Place near Choke

Rds = 4.1mOHM (typ)
Rds = 5.0mOHM (max)

+VGA_CORE Under VGA Core




+VGA_CORE Near VGA Core



Ipeak=35.3A
Imax=24.7A
IOCP=42.38A
F=300kHz
Total capacitor
1460u
ESR=1.8m ohm

+VGA_CORE:
Ipeak=35.3A; Imax=24.7A; Fsw=300kHz; Vboot=1.1V
Iocp(set)>=47A
Delta IL=[(Vin-Vo)/L]*[(Vin/Vout)*T]=9.625A
LIR=Delta IL/Ipeak=0.273
L=Vout[1-(Vout/Vin)]/LIR*Iout*Fsw=0.36uH
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=11849uF
CINBULK=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=3.06uF



$I_{peak}=5.5A, I_{max}=3.84A, F_{sw}=1400KHz$
 $CL(min)=7A, CL(typ)=9A$
 $\Delta IL=[(V_{in}-V_o)/L]*[(V_{in}/V_{out})*T]=0.75A$
 $LIR=\Delta IL/I_{peak}=0.136$
 $L=V_{out}[1-(V_{out}/V_{in})]/LIR*I_{out}*F_{sw}=1.0uH$
 $CINBULK=I_{Load}*V_{out}*(V_{in}-V_{out})/(F_{sw}*V_{in}^2*VINPP)=1.65uF$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/01	Deciphered Date	2013/12/31	Title	PWR-VRAM_1.5VSP
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>					
Rev	Document Number	Date	Sheet	of	Rev
1.0	4019RF	Tuesday, March 25, 2014	46	48	1.0

POWER PIR (Product Improve Record)

ZAA00 LA-XXXX SCHEMATIC CHANGE LIST
 REVISION CHANGE: 0.1
 GERBER-OUT DATE: 2013/08/xx


NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	2013/08/12	43	PR814, PR833 change to 0402	module layout

NO	DATE	PAGE	MODIFICATION LIST(DVT)	PURPOSE
2	2013/09/14	39	change PR311 to 10K and pull high to +1.35V	design change
3	2013/09/17	43	change PC829 and PC817 to 0603 size	meet C38 MB design guide
4	2013/09/23	39	change PR306=12K, PR308=15K	meet voltage level
5	2013/09/23	44	add PC671,PC672,PC673,PC674,PC675,PC676, reserve PC677,PC678, PC679,PC646	meet Intel spec
6	2013/09/23	38	change PR418=12K, PR424=10K, PC417=un-pop	meet C38 MB design guide, light load Switching freq. >22KHz
7	2013/09/24	43	change PR807=324, PC815=0.022uF, PR839=274, PR837=100,PC830=1000pF, PL803=0.36uF, PL804=0.36uF, PC819= un-pop	meet Intel spec
8	2013/09/26	40,41	change PR403=20K, PR515=36K, PC406=0.1uF, PC510=0.1uF	meet Power sequence
9	2013/10/04	43	change PR802=100, PC805=220pF, PC812=1000pF	meet Intel spec
10	2013/10/04	37	change PC34=0.22uF, PC33=0.022uF	meet inrush spec
11	2013/10/08	46	change PC504=47uF, PC521=47uF, PC522=47uF, PR507=30k	meet Vram spec
12	2013/10/09	39	PC310=SGA00008S00	meet design spec

NO	DATE	PAGE	MODIFICATION LIST(PVT)	PURPOSE
13	2013/10/14	46	add PC517=1000pF	meet Vram spec
14	2013/10/29	43	1. Change the PC831 from 68pF to 120pF. 2. Change the PC834 from 150pF to 1000pF. 3. Change the PR838 from 649 Ohm to 2kOhm. 4. Change the PC804 from 68pF to 120pF. 5. Change the PC807 from 150pF to 1000pF. 6. Change the PR803 from 649 Ohm to 2kOhm.	solve can't boot issue
15	2013/11/12	38	1.PR418=120K 2.P424=100K	reduce current sink
16	2013/11/13	44	PC644,PC645,PC646,PC656= 22uF(0603 size) PU801= ISL95833B(SA000071G00)	meet Intel spec
17	2013/11/18	38,39	PR425=10K PR306=11.8K	HW request
18	2013/11/21	38	PC839, PC840=0.1uF	EMC request

NO	DATE	PAGE	MODIFICATION LIST(Pre MP)	PURPOSE
1	2013/12/20	ALL	Change to short pad PR171,PR819 PR2,PR168,PR177,PR178,PR179, PR182,PR183,PR184,PR186,PR188, PR189,PR203,PR309,PR502,PR504, PR822,PR821,PR408	cost down

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title
				PWR-PIR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number 4019RF
Date:	Tuesday, March 25, 2014	Sheet	47	of 48



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title	Power Rail	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0	Rev
				Document Number	4019RF	
				Date	Tuesday, March 25, 2014	
				Sheet	48 of 48	

www.s-manuals.com