

Compal Confidential

ZIWB2/ZIWB3/ZIWE1 DIS M/B Schematics Document


Intel Boardwell U Processor with DDR3L
AMD Topaz XT / Jet LE

2014-02-10

LA-B091P

REV : 1.0

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title <i>Cover Page</i>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number LA-B091P	Rev 1.0
				Date: Wednesday, February 12, 2014	Sheet 1	of 55



Voltage Rails

State	power plane			
	+B	+5VALW	+1.5V	+3VALW
				+5VS +3VS +1.5VS +V1_05S_VCCP +VCC_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.75VS +1.05VS
S0	○	○	○	○
S3	○	○	○	✗
S5 S4/AC	○	○	✗	✗
S5 S4/ Battery only	○	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗

USB Port Table

	USB 2.0	Port	3 External USB Port
EHCI1	UHCI0	0	USB Port (Left Side) ^{USB3.0}
		1	USB Port (Left Side) ^{USB3.0}
	UHCI1	2	Touch Screen
		3	Camera
		4	
UHCI2	5		
	6		
UHCI3	7		
	8		
EHCI2	UHCI4	9	USB Port (Right Side USB-BD)
		10	Mini Card(WLAN)
	11	Card Reader	
	UHCI5	12	
		13	

BOM Structure Table

Item	BOM Structure
ZIWB2 (14")	B14@
ZIWB3 (15")	B15@
ZIWE1 (14")	E14@
CPU_SA00006SM20	i5_4200U@
CPU_SA00007AM00	QFSY@
CPU_SA00006SU30	i3_4100U@
CPU_SA000072Q10	i3_4005U@
CPU_SA00006SX20	i3_4010U@
LAN 10/100 Transformer	100@
LAN GIGA Transformer	GIGA@
LAN Switch mode	SWITCH@
LAN RTL8106E-CG	8106ELDO@
LAN RTL8111GS-CG	8111GLDO@
LAN RTL8106EUS-CG	8106ESW@
LAN RTL8111GUS-CG	8111GSW@
Audio_233	233@
Audio_233VB	233VB@
For B15	Docking@
For B14, E14	NoDocking@
For Deep Sleep	DS3@
For No Deep Sleep	NoDS3@
WLAN Support ISCT	ISCT@
WLAN No Support ISCT	NoISCT@
For Intel ZERO ODD	ZODD@
For No Intel ZERO ODD	NoZODD@
For Green CLK	GCLK@
For No Green CLK	NoGCLK@
For No Green CLK	NoGCLKDIS@
Green CLK IC For DIS	GCLKDIS@
Green CLK IC For UMA	GCLKUMA@
GPU support Dual Rank	DR@
GPU Jet LE	JET@
GPU Topaz XT	TOPAZ@
For DIS	PX@
For UMA	UMA@
Camera	COMS@
APS (G-sensor)	GS@
Touch Screen	TS@
HDMI	HDMI@
USB 2.0	USB2@
USB 3.0	USB3@
Full HD Panel (2 Lane)	FHD@
ENE EC 9012	9012@
HDMI Royalty	45@
Connector	ME@
VRAM indentify	X76@
Un-pop component for EMI	@EMI@
Un-pop component for ESD	@ESD@
DA600140000	PCB_14_DIS@
DA600141000	PCB_14_UMA@
DA600140100	PCB_15_DIS@
DA600141100	PCB_15_UMA@

Only in DIS Schematic

Only in DIS Schematic

No USE

EC SM Bus1 address

Device	Address
Smart Battery	0001 011x

EC SM Bus2 address

Device	Address
Thermal Sensor	0100 1100

PCH SM Bus address

Device	Address
DDR_JDIMM1	1010 000x A0h
DDR_JDIMM2	1010 010x A4h

AMD-GPU SM Bus address

Device	Address
Internal thermal sensor	0100 0001 41h

SMBUS Control Table


	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN	Thermal Sensor	PCH
SMB_EC_CK1 SMB_EC_DA1	KB9012 +3VALW	X	V +3VALW	X	X	X	X	X
SMB_EC_CK2 SMB_EC_DA2	KB9012 +3VS	V +3VGS	X	X	X	X	V +3VS	V +3VALW
PCH_SMBCLK PCH_SMBDATA	PCH +3VALW	X	X	X	V +3VS	V +3VS	X	X
PCH_SML0CLK PCH_SML0DATA	PCH +3VALW	X	X	X	X	X	X	X
SML1CLK SML1DATA	PCH +3VALW	V +3VGS	X	V +3VS	X	X	V +3VS	X

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B091P	Rev 1.0
Date: Wednesday, February 12, 2014				Sheet 3	of 55	


Topaz XT_VRAM_STRAP

		X76@				X76@		
		Vendor UV5, UV6, UV7, UV8	ID	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV21	R_pd RV24
2GBytes	ZZZ01 TH2G@	Hynix 4096Mbits SA00006E800 256Mx16 H5TC4G63AFR-11C	0	0	0	0	NC	4.75K
1GBytes	ZZZ02 TS1G@	Samsung 2048Mbits SA000068U40 128Mx16 K4W2G1646Q-BC1A	1	0	0	1	8.45K	2K
1GBytes	ZZZ03 TM1G@	Micron 2048Mbits SA000067500 128Mx16 MT41J128M16JT-093G:K	2	0	1	0	4.53K	2K
1GBytes	ZZZ04 TH1G@	Hynix 2048Mbits SA00006H400 128Mx16 H5TC2G63FFR-11C	3	0	1	1	6.98K	4.99K
2GBytes	ZZZ05 TM2G@	Micron 4096Mbits SA000077K00 256Mx16 MT41J256M16HA-093G:E	4	1	0	0	4.53K	4.99K
2GBytes	ZZZ06 TS2G@	Samsung 4096Mbits SA000076P00 256Mx16 K4W4G1646D-BC1A	5	1	0	1	3.24K	5.62K
1GBytes	ZZZ07 TM1G2@	Micron 2048Mbits SA00005XB00 128Mx16 MT41K128M16JT-107G:K	6	1	1	0	3.4K	10K
2GBytes	ZZZ08 TM2G2@	Micron 4096Mbits SA000065D00 256Mx16 MT41K256M16HA-107G:E	7	1	1	1	4.75K	NC



Jet LE_VRAM_STRAP

		X76@				X76@		
		Vendor UV5, UV6, UV7, UV8	ID	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV21	R_pd RV24
1GBytes	ZZZ09 JH1G@	Hynix 2048Mbits SA00006H400 128Mx16 H5TC2G63FFR-11C	0	0	0	0	NC	4.75K
1GBytes	ZZZ10 JM1G@	Micron 2048Mbits SA000067500 128Mx16 MT41J128M16JT-093G:K	1	0	0	1	8.45K	2K
1GBytes	ZZZ11 JS1G@	Samsung 2048Mbits SA000068U40 128Mx16 K4W2G1646Q-BC1A	2	0	1	0	4.53K	2K
2GBytes	ZZZ12 JH2G@	Hynix 4096Mbits SA00006E800 256Mx16 H5TC4G63AFR-11C	3	0	1	1	6.98K	4.99K
2GBytes	ZZZ13 JS2G@	Samsung 4096Mbits SA000076P00 256Mx16 K4W4G1646D-BC1A	4	1	0	0	4.53K	4.99K
2GBytes	ZZZ14 JM2G@	Micron 4096Mbits SA000077K00 256Mx16 MT41J256M16HA-093G:E	5	1	0	1	3.24K	5.62K
2GBytes	ZZZ08 JM2G2@	Micron 4096Mbits SA000065D00 256Mx16 MT41K256M16HA-107G:E	6	1	1	0	3.4K	10K
1GBytes	ZZZ16 JM1G2@	Micron 2048Mbits SA00005XB00 128Mx16 MT41K128M16JT-107G:K	7	1	1	1	4.75K	NC



Power-Up/Down Sequence

- "Mars" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:
- All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μs.
 - The external pull ups on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.
 - VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
 - For power down, reversing the ramp-up sequence is recommended.

VDDR3(3.3VGS)

PCIE_VDDC(0.95VGSV)

VDDR1(1.5VGS)

VDDC/VDDC(1.12V)

VDD_CT(1.8V)


PERSTB

REFCLK

Straps Reset

Straps Valid

Global ASIC Reset



R_pu (Ω)	R_pd (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111




Note: 0402 1% resistors are required.

DAZ
DA600140000
PCB 14I LA-B091P REV0 M/B DIS 3
PCB_14_DIS@

DAZ
DA600140100
PCB 14K LA-B091P REV0 M/B DIS 6
PCB_15_DIS@

DAZ
DA600141000
PCB 14I LA-B092P REV0 M/B UMA 3
PCB_14_UMA@

DAZ
DA600141100
PCB 14K LA-B092P REV0 M/B UMA 6
PCB_15_UMA@





- UC1
SA00007G020
Intel 2957U 1.4G 2M D0 2u:BGA CPU
2957U@
- UC1
SA00007G220
S IC CL8064701569500 QFAN D0 1.7G BGA
3558U@
- UC1
SA00006SL70
S IC CL8064701477202 QEVD C0 1.8G BGA
I7_4500U@
- UC1
SA00006SM80
S IC CL8064701477702 SR170 C0 1.6G C38I
I3_4500U@
- UC1
SA00007AM00
S IC CL8064701614813 QFSY C0 1.6G BGA
QFSY@
- UC1
SA00006SU50
S IC CL8064701476302 SR16P C0 1.8G C38I
I3_4100U@
- UC1
SA00007C070
S IC CL8064701478404 QEAR D0 1.7G C38
I3_4005U@
- UC1
SA00006SX80
S IC CL8064701478202 SR16Q C0 1.7G C38I
I3_4010U@

Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Wednesday, February 12, 2014				Sheet 5 of 55





Compal Electronics, Inc.
HSW MCP(1/1) DDI,MSIC,XDP

LA-B091P





Interleaved Memory




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-B091P
				Rev 1.0
				Date: Wednesday, February 12, 2014 Sheet 6 of 55



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/06/24	Deciphered Date	2012/07/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title HSW MCP(311) RTC,SATA,XDP
Size	Document Number LA-B091P	Rev 1.0	Date Wednesday, February 12, 2014
	Sheet	7	of 55









Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HSW MCP(4/1) CLK,SPI,SMBUS
Size	Document Number	Rev		
D	LA-B091P	1.0		
Date:	Wednesday, February 12, 2014	Sheet	8	of 55




Note: SUSACK# and SUSWRN# can be tied together if EC does not want to involve in the handshake mechanism for the Deep Sleep state entry and exit
CAN be NC, if not support Deep Sx
SUSWRN# R R48 1 2 0 0402 5%

DSWDDVREN - On Die DSW VR Enable
(*): H : Enable(DEFAULT)
(): L : Disable
R49 1 2 330K 0402 5%
R50 1 2 330K 0402 5%






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-B091P
				Rev 1.0
				Date: Wednesday, February 12, 2014 Sheet 9 of 55



GPIO15 : TLS Confidentiality for IAMT
 () H : Intel ME TLS with confidentiality
 (*) L : Intel ME TLS with no confidentiality
 (Have internal PD)

PIN	FUNCTION	GPIO
P1	EMBUSY/GPIO76	GPIO76
AU2	GPIO8	GPIO8
AM7	LAN_PHY_FWR_CTRL/GPIO12	GPIO12
A08	GPIO15	GPIO15
V1	GPIO16	GPIO16
V3	GPIO17	GPIO17
A05	GPIO24	GPIO24
AN5	GPIO27	GPIO27
AD7	GPIO28	GPIO28
AN9	GPIO26	GPIO26
AG6	GPIO56	GPIO56
AB1	GPIO57	GPIO57
AL4	GPIO58	GPIO58
AT5	GPIO59	GPIO59
AK4	GPIO44	GPIO44
AB8	GPIO47	GPIO47
UT1	GPIO48	GPIO48
V3	GPIO49	GPIO49
V2	GPIO50	GPIO50
AT5	HSIOPC/GPIO71	GPIO71
AH4	GPIO13	GPIO13
AM4	GPIO14	GPIO14
AG5	GPIO25	GPIO25
AG3	GPIO45	GPIO45
AG3	GPIO46	GPIO46
AM3	GPIO9	GPIO9
AM2	GPIO10	GPIO10
IP2	DEVSLP/GPIO33	GPIO33
C4	SDIO_POWER_ENG/GPIO70	GPIO70
L2	DEVSLP1/GPIO38	GPIO38
NS	DEVSLP2/GPIO39	GPIO39
V2	SPKR/GPIO81	GPIO81



BIOS Strap Pin

<table border="1"> <tr><th>Function</th><th>GPIO1</th></tr> <tr><td>Reserved</td><td>1</td></tr> <tr><td>Reserved</td><td>0</td></tr> </table>	Function	GPIO1	Reserved	1	Reserved	0	<table border="1"> <tr><th>Function</th><th>GPIO54</th></tr> <tr><td>NoDocking SKU</td><td>1</td></tr> <tr><td>Docking SKU</td><td>0</td></tr> </table>	Function	GPIO54	NoDocking SKU	1	Docking SKU	0	<table border="1"> <tr><th>Function</th><th>GPIO64</th></tr> <tr><td>JET LE</td><td>0</td></tr> <tr><td>TOPAZ XT</td><td>1</td></tr> </table>	Function	GPIO64	JET LE	0	TOPAZ XT	1									
Function	GPIO1																												
Reserved	1																												
Reserved	0																												
Function	GPIO54																												
NoDocking SKU	1																												
Docking SKU	0																												
Function	GPIO64																												
JET LE	0																												
TOPAZ XT	1																												
<table border="1"> <tr><th>Function</th><th>GPIO94</th></tr> <tr><td>Reserved</td><td>1</td></tr> <tr><td>Reserved</td><td>0</td></tr> </table>	Function	GPIO94	Reserved	1	Reserved	0	<table border="1"> <tr><th>Function</th><th>GPIO44</th></tr> <tr><td>Zero ODD</td><td>1</td></tr> <tr><td>No Zero ODD</td><td>0</td></tr> </table>	Function	GPIO44	Zero ODD	1	No Zero ODD	0	<table border="1"> <tr><th>Function</th><th>GPIO13</th><th>DGPU_PRSNTR# (GPIO49)</th></tr> <tr><td>SG</td><td>0</td><td>0</td></tr> <tr><td>Reserved</td><td>0</td><td>1</td></tr> <tr><td>DIS Only</td><td>1</td><td>0</td></tr> <tr><td>UMA Only</td><td>1</td><td>1</td></tr> </table>	Function	GPIO13	DGPU_PRSNTR# (GPIO49)	SG	0	0	Reserved	0	1	DIS Only	1	0	UMA Only	1	1
Function	GPIO94																												
Reserved	1																												
Reserved	0																												
Function	GPIO44																												
Zero ODD	1																												
No Zero ODD	0																												
Function	GPIO13	DGPU_PRSNTR# (GPIO49)																											
SG	0	0																											
Reserved	0	1																											
DIS Only	1	0																											
UMA Only	1	1																											
<table border="1"> <tr><th>Function</th><th>GPIO73</th></tr> <tr><td>Single Rank</td><td>1</td></tr> <tr><td>Dual Rank</td><td>0</td></tr> </table>	Function	GPIO73	Single Rank	1	Dual Rank	0		<table border="1"> <tr><th>Function</th><th>DGPU_PRSNTR#</th></tr> <tr><td>UMA0</td><td>1</td></tr> <tr><td>UMA1</td><td>1</td></tr> </table>	Function	DGPU_PRSNTR#	UMA0	1	UMA1	1															
Function	GPIO73																												
Single Rank	1																												
Dual Rank	0																												
Function	DGPU_PRSNTR#																												
UMA0	1																												
UMA1	1																												

dGPU

- <18> PCIE_CRX_GTX_N0
- <18> PCIE_CRX_GTX_P0
- <18> PCIE_CTX_GRX_N0
- <18> PCIE_CTX_GRX_P0
- <18> PCIE_CRX_GTX_N1
- <18> PCIE_CRX_GTX_P1
- <18> PCIE_CTX_GRX_N1
- <18> PCIE_CTX_GRX_P1
- <18> PCIE_CRX_GTX_N2
- <18> PCIE_CRX_GTX_P2
- <18> PCIE_CTX_GRX_N2
- <18> PCIE_CTX_GRX_P2
- <18> PCIE_CRX_GTX_N3
- <18> PCIE_CRX_GTX_P3
- <18> PCIE_CTX_GRX_N3
- <18> PCIE_CTX_GRX_P3

LAN

- <38> PCIE_PRX_DTX_N3
- <38> PCIE_PRX_DTX_P3
- <38> PCIE_PTX_C_DRX_N3
- <38> PCIE_PTX_C_DRX_P3

WLAN



- <31> PCIE_PRX_DTX_N4
- <31> PCIE_PRX_DTX_P4
- <31> PCIE_PTX_C_DRX_N4
- <31> PCIE_PTX_C_DRX_P4

USB2/3 Docking (For B15)

- <36> USB3_RX3_N
- <36> USB3_RX3_P
- <36> USB3_TX3_N
- <36> USB3_TX3_P

Card Reader (For B14/E14/B15)






- <40> PCIE_PRX_DTX_N2
- <40> PCIE_PRX_DTX_P2
- <40> PCIE_PTX_C_DRX_N2
- <40> PCIE_PTX_C_DRX_P2




CAD note:
Route single-end 50-ohms and max 450-mils length.
Avoid routing next to clock pins or under stitching capacitors.
Recommended minimum spacing to other signal traces is 15 mils




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HSW MCP(7/11) PCIE,USB
Size	Document Number	Rev		
C	LA-B091P	1.0		
Date:	Wednesday, February 12, 2014	Sheet	11	of 55







Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/06/24	Deciphered Date	2012/07/12
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title HSW MCP(8/11) Power
Size	Document Number	Rev	
D	LA-B091P	1.0	
Date:	Wednesday, February 12, 2014	Sheet	12 of 55




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-B091P
				Rev 1.0
				Date: Wednesday, February 12, 2014 Sheet 13 of 55








CFG Straps for Processor




DIMM1 Reverse Type Near CPU






Layout Note:
Place near JDIMM1



Layout Note:
Place near JDIMM1.203,204





Layout Note:
Place near JDIMM1.199



Security Classification		Compal Secret Data		2012/07/12	
Issued Date		2011/06/24		Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Title				Compal Electronics, Inc.	
Document Number				DDR3L DIMMA	
Size				LA-B091P	
Date				Wednesday, February 15, 2012	
Sheet				16 of 55	

Interleaved Memory










Resistor Divider Lookup Table

R_pu (ohm)	R_pd (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111


0402 1% resistors are required

Capacitor Divider Lookup Table


Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11




+1.35VS to +1.35VGS (6.234A)





+1.05VS to +0.95VGS



+3VS to +3VS_VGA (25mA)



No Use GPU Display Port output



Security Classification		Compal Secret Data		Title	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	SUN Power/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE CONTAINING DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Rev
	LA-B091P	Wednesday, February 12, 2014		20	1.0


+VGA_CORE	10uF	2.2uF	1uF	0.1uF
VDDC	TBD	7	16	4
VDDCI	3.5A			3

+0.95VGS	10uF	1uF	0.1uF	
PCIE_VDDC	1A	1	5(1@)	0
BIF_VDDC	0.8A	0	1(1@)	0
SPLL_VDDC	100mA	0	1	1

+1.35VGS	10uF	1uF	0.1uF	0.01uF
VDDR1	1.5A	5(3@)	5	0





+1.8VGS	10uF	1uF	0.1uF	
PCIE_PVDD	100mA	1	1	0
MPLL_PVDD	130mA	2	1	0
SPLL_PVDD	75mA	0	1	0
VDDR4	(300mA)	0	0	0
VDD_CT	13mA	0	1	0
+TSVDD	13mA	0	1	0
+DP_VDDR	1	1	0	
+DP_VDDC	0	1	1	

+3VGS	10uF	1uF	0.1uF	
VDDR3	25mA	0	1	0





Security Classification	Compal Secret Data			Title	Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Size	Document Number	Rev
				Custom	LA-B091P	1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Wednesday, February 12, 2014	Sheet 21 of 55

- <23.24> M_DA[63..0] M_DA[63..0]
- <23.24> M_MA[15..0] M_MA[15..0]
- <23.24> M_DOM[7..0] M_DOM[7..0]
- <23.24> M_DOS[7..0] M_DOS[7..0]
- <23.24> M_DOS#[7..0] M_DOS#[7..0]





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	SUN_MEM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-B091P
				Date	Wednesday, February 12, 2014
				Sheet	22 of 55




Security Classification	Compal Secret Data		Title	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	SUN VRAM A Lower
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Compal Electronics, Inc. SUN VRAM A Lower LA-R091P Wednesday, February 12, 2014 Sheet 23 of 55				


- 22.23> M_DA[63..0] M_DA[63..0]
- 22.23> M_MA[15..0] M_MA[15..0]
- 22.23> M_DOM[7..0] M_DOM[7..0]
- 22.23> M_DQS[7..0] M_DQS[7..0]
- 22.23> M_DQS# [7..0] M_DQS# [7..0]









Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date			2013/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
			Date:	Wednesday, February 12, 2014	
			Sheet	24 of 55	











Security Classification		Compal Secret Data		Title	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	SUN VRAM A Lower	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-B091P
				Date	Wednesday, February 12, 2014
				Sheet	25 of 55















Security Classification		Compal Secret Data		Title	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	SUN VRAM A Upper	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-B091P
				Date	Wednesday, February 12, 2014
				Sheet	26 of 55



Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
				1.0
Date: Wednesday, February 12, 2014				Sheet 27 of 55




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI CONN Document Number LA-B091P Date: Wednesday, February 12, 2014 Sheet 28 of 55




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	C	Document Number	LA-B091P	Rev
Date:	Wednesday, February 12, 2014	Sheet	29	of 55

HDD




ODD




NGFF for WLAN / BT(Key E)

Support ISCT(Intel Smart Connect Technology)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Mini-Card/NEW Card/SIM
Size	Document Number	LA-B091P	Rev	1.0
Date:	Wednesday, February 12, 2014	Sheet	31	of 55




3 Channel





REMOTE1,2+/-
Trace width/space:10/10 mil
Trace length:<8"



2 Channel




For Debug



ESD

KB For B15

KB For B14/E14



ESD



Power (Green) (E14)

Battery (Amber) (B14/B15/E14)


Battery (Green) (B14/B15/E14)

HDD (Green) (B14/B15/E14)


DC-In LED (Green) For B14 / E14



For B15/E14



For B14




For B15/E14 TP module(100*50)


1	1	VCC	1	VCC
2	2	CLK	2	CLK
3	3	DAT	3	DAT
4	4	GND	4	L
5	5	L	5	R
6	6	R	6	GND

For B14 TP module(84*42)



6	1	VCC	1	VCC
5	2	CLK	2	CLK
4	3	DAT	3	DAT
3	4	GND	4	L
2	5	L	5	R
1	6	R	6	GND




Finger Print




USB2.0_Port



USB3.0_Port




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
				USB3.0/Left USB Ports
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date:	Wednesday, February 12, 2014	Sheet	34	of 65




Security Classification		Compal Secret Data	
Issued Date	2011/06/24	Deciphered Date	2012/07/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Compal Electronics, Inc. BIOS & EC I/O Port			Title LA-B091P
Size	Document Number	Date	Rev
C		Wednesday, February 12, 2014	1.0


To Docking BD



APS (G-Sensor)



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title Docking
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size LA-B091P Date: Wednesday, February 12, 2014 Sheet 36 of 55
Rev	1.0			



DP_Switching	Function (For Automatic Switching)
H	TMDS output has higher priority
* L	DP output has higher priority

TMDS_PRE	Function
H	DDC active buffer
M	DDC pass through with 40 kohm pull up resistor
L	DDC pass through

TMDS_RT	Function
H	Open drain driver with termination resistors
L	Standard open drain driver


TMDS_PRE	Function
H	1.5dB pre-emphasis
M	3.0dB pre-emphasis
L	no pre-emphasis



DPSW_PEQ	Function
H	HEQ, compensate channel loss up to 15dB @ HBR2
M	LLEQ, compensate channel loss up to 5dB @ HBR2
L	default, LEQ, compensate channel loss up to 12dB @ HBR2

DP_CFG0	Function
H	automatic EQ disable & AUX interception enable
M	automatic EQ disable & AUX interception disable, no pre-emphasis, 800mVpp swing
L	default, automatic EQ enable & AUX interception enable

DP_CFG1	Function
H	auto test enable & input offset cancellation enable
M	auto test disable & input offset cancellation disable
L	default, auto test disable & input offset cancellation enable




DP_MODE	Function
H	Automatic Switching Mode, HDMI ID disable
*M (VDD33/2)	Automatic Switching Mode, HDMI ID enable
L	Control Switching Mode, HDMI ID disable















	1.0 V source	LL1	CL16, CL17	CL9, CL10	RL11	CL15
SA00005Y700	RTL8111G	LDO	X	X	X	O
	RTL8111G	External	X	X	X	O
	RTL8111GS/ RTL8111GUS/ RTL8106EUS	SWR	O	O	O	X
SA000065Y00	RTL8106E	LDO	X	X	X	X

Please refer to the table above when using different 1.0V supply source.
For RTL8111GS, RTL8111GUS, RTL8106E and RTL8106EUS, External 1.0V Supply Is Not Permitted.





RJ-45 CONN.










11/20 Change symbol of JSPK1 to SP2000H700

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
Size	LA-B091P	Document Number	LA-B091P	Rev
Date	Wednesday, February 12, 2014	Sheet	39	of 55






Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number GCLK
Date: Wednesday, February 12, 2014				Rev LA-B091P 1.0
Sheet 41 of 55				





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface
Size	C	Document Number	LA-B091P	Rev
Date:	Wednesday, February 12, 2014	Sheet	42 of 55	1.0



ADP_ID	AC Adapter	90W	65W
R(K ohm)	open	10	
ADP_ID(V)	3.3	1.65	
Detection voltage	>2.64	1.32~1.98	

RTC Battery

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FRP DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR DCIN / RTC Battery	
				Document Number	Rev
				BE BDW	1.0
				Date: Wednesday, February 12, 2014	Sheet 43 of 55




PH201 under CPU bottom side :
CPU thermal protection at 93 +/-3 degree C
Recovery at 56 +/-3 degree C

20120314
 Change to +EC_VCCA from +3VLP


MOS_OTP:
 Default:High
 Active :Low

PTC_PROTECT:
 Default:Low
 Active :High



135W: 150W(Turbo_V=1.2) active 135W(Turbo_V=1.072) recovery
90W : 100W(Turbo_V=1.2) active 90W(Turbo_V=0.903) recovery
65W : 70W(Turbo_V=1.2) active 65W(Turbo_V=0.918) recovery
45W : 65W(Turbo_V=1.2) active 45W(Turbo_V=0.829) recovery

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				BE BDW	1.0
				Date: Wednesday, February 12, 2014	Sheet 44 of 55



Need EC write ChargeOption() bit[8]=0 to disable iFAULT_HI function.

No support docking vaule
 PR328 0_0402_5%
 PR329 0_0402_5%
 PR330 @
 PC309 0.1U_0402_25V

Rds(on) = 30mohm max
 Vgs = 20V
 Vds = 30V
 ID = 7A (Ta=70C)

4.7uH DCR = 35 +/- 15% mohm
 Idc-Isat = 5.5-6 A
 Power Rating = 1W
 VACP-VACN spec < 81.28mV

Make sure there is pull high for SMB on HW side!
 Make sure this pull high Voltage is same with EC VCC

Battery out function just for C38/A39 only, other customers please remove PQ313, PQ314, PR310, PR326

****Design Notes****
 Maximum Charging current 2.0A
 Battery discharge power 55W.
 #Register Setting
 1. 0X12 bit8 set 0 (default 1) to disable IFAULT HI if add ISN choke
 2. 0X12 bit3 set 1 (default 0) to enable turbo boost function
 3. 0X12 bit[12:11] set 00 (default 11) to set BAT
 Depletion Comparator Threshold
 Falling Threshold = 59.19% of voltage regulation limit (~2.486V/cell)
 4. Disable turbo when AC only
 #Circuit Design
 1. Make sure there is pull high for SMB on HW side
 2. Use 10X10 choke and 3X3 H/L side MOSFET
 Charge current 2.0A
 Power loss : 1.82W
 Power density : 0.81 (15X15)
 3. If use 4S per cell 4.35V battery, need change PR313 to 59K for ACDET setting)
 4. For hybrid design, need double check PQ301, PQ302, PQ303, PQ309 component rating
 #Protect function
 1. ACOVP : ACDET voltage > 3.15V
 2. Charger timeout : No communication within 175s(default)
 3. ACOC : 3.33 X Input current DAC setting(default)
 4. CHGOCP : 3/4.5/6A based on current setting
 5. BATOVP : 104%
 6. BATLOWV : 2.5V
 7. TSHUT : 155C
 8. IFAULT HI : 750mV (default)
 9. IFAULT LOW : 135mV (default)

Module model information
 BQ24737_V1.mdd for dual layer

For disable pre-charge circuit

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title		
				Charger BQ24737		
				BE BDW		
				Date: Wednesday, February 12, 2014	Sheet	45 of 55


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Module model information
SY8208E_V2.mdd

EN1 and EN2 don't floating

Change 3V5V_EN to 3VALW_EN

ENLDO_3V5V



<35> 3V/5VALW_PG

Check pull up resistor of SPOK at HW side

3.3V LDO 150mA~300mA

Vout is 3.234V~3.366V

TDC=6A


<35> EC_ON

<35> VCOUT0_MAIN_PWR_ON


<44> MOS_OTP

EC VDD0 is +3VL, PC13 UNPOP
EC VDD0 is +3VALW, PC13 POP

EN1 and EN2 don't floating



Reserve for USB Charger



Vout is 4.998V~5.202V

TDC=6A

5V LDO 150mA~300mA



Module model information
SY8208C_V2.mdd


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
				+3VALW/+5VALW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				BE BDW
				Rev 1.0
				Date: Wednesday, February 12, 2014 Sheet 46 of 55

Module model information

RT8207M_v1.mdd For Single layer
RT8207M_v2.mdd For Dual layer

Pin19 need pull separate from +1.5VP.
If you have +1.5V and +0.75V sequence question,
you can change from +1.5VP to +1.5VS.

0.75Volt +/- 5%
TDC 0.7A
Peak Current 1A



Co-Lay

Mode	Level	+0.75VSP	VITREF_1.5V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off

MOSFET: 3x3 DFN
H/S Rds (on): 27mohm (Typ), 34mohm (Max)
Idsm: 7.5A@Ta=25C, 5.5A@Ta=70C

L/S Rds (on): 9.9mohm (Typ), 13mohm (Max)
Idsm: 13.5A@Ta=25C, 11A@Ta=70C

Choke: 7x7x3
Rdc=8.3mohm (Typ), 10mohm (Max)


Switching Frequency: 285kHz
Ipeak=10A
Iocp~13A
OVP: 110%~120%
MOSFET footprint: SIS412DN

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RT8207M	
Size	Document Number			Rev	1.0
Custom	BE BDW				
Date:	Wednesday, February 12, 2014		Sheet	47	of 55

Module model information


APL5930_V1.mdd

Ultra Low Dropout 0.23V(typical) at 3A Output Current



Module model information

SY8003_V1.mdd




Note:
When design Vin=5V, please stuff snubber
to prevent Vin damage

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VGS+0.95VGS	
Size	Document Number	Rev		Date	
Custom	BE_BDW	1.0		Wednesday, February 12, 2014	
Date		Sheet		of	
Wednesday, February 12, 2014		48		55	

Module model information

SY8003_V1.mdd




Note:
When design $V_{in}=5V$, please stuff snubber
to prevent V_{in} damage

$$V_{out}=0.6V * (1+R_{up}/R_{down})$$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.5VS	
Size	Document Number	Date		Rev	1.0
Custom	BE_BDW	Wednesday, February 12, 2014		Sheet	49 of 55

Module model information
SY8208D_V1.mdd


EN pin don't floating
If have pull down resistor at HW side, pls delete PR2



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.05VS Document Number BE_BDW Date: Wednesday, February 12, 2014 Sheet 50 of 55
Rev	1.0			


Module model information
 ISL62771_V1A.mdd for IC portion
 ISL62771_V1B.mdd for SW portion

+VGA_CORE
 AMD TOPAZ
 TDC 31A, EDC 46.5A
 OCP min 58.1A
 AMD JET LE
 TDC 20A, EDC 30A
 OCP min 37.5A



GPU 15W setting

PR931=536 ohm, PR924=1K ohm, PC925=0.1uF,
 PR944 = 0 ohm, PR920=10K ohm, PC924=0.022u
 PC961 @, PC962 @, PR938 @ and PR939 @
 while PR931=536 ohm to set OCP for GPU 15W application.



Security Classification			Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY'S CONFIDENTIALITY AND TRADE SECRET INFORMATION DIVISION EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR->VGA_CORE		
Size	Document Number		Rev		1.0	
BE BDW				Date: Wednesday, February 12, 2014 (Sheet 51 of 55)		

Module model information:
ISL95813 (for 15W & 28W CPU)


Base on BDW PDDG Rev_0_73

Location	15W	Note
	TDC 14A	
	MAX 32A	
	OCF 39A	
	Loadline=-2.0mV/A	
PR1120	499 Ohm	OCF
PR537	1.27kOhm	Droop
PC528	0.022uF	RC Match
PR507	90.9kOhm	PROG1
PR703	93.1kOhm	IMON
PC518	0.1uF (0402)	RC Filter

H-side MOS: MDV1525URH
Rds(on):
<10.1mohm@Vgs=10V
<14.0mohm@Vgs=4.5V
Id :24A@Vgs=10V

L-side MOS: MDU1511RH
Rds(on):
<2.4mohm@Vgs=10V
<3.3mohm@Vgs=4.5V
Id :100A@Vgs=10V

Choke: 0.12UH (Size:7*7*3)
Rdc=0.62mohm +5%
Heat Rating Current=41.5A
Saturation Current=41A



Note:
VR_SVID_ALERT# Pull high on HW side

Note:
PR1104=169K
=>lcc(max)=33A
fsw=700KHz

Note:
VR_HOT# Pull high on HW side


Over temperature protection:
OTP Setting: 100C active
Pin5 (NTC) voltage <0.88V, Protect
Pin5 (NTC) voltage >0.92v, recovery

Local sense put on HW site

	Compal Electronics, Inc.		
	ISL95813 for BDW-Y&U(15W/28W) CPU		
File	Document Number	Rev 1.0	
Size	BE BDW		
Date:	Wednesday, February 12, 2014	Sheet	52 of 55

+CPU_CORE

24 X 22u/0603



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/06/24	Deciphered Date		2012/07/12
Title		PWR-PROCESSOR DECOUPLING			
Size	Custom	Document Number			Rev
		BE BDW			1.0
Date:	Wednesday, February 12, 2014		Sheet	53	of 55

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
Size	Custom	Document Number	BE BDW		Rev
				1.0	
Date: Wednesday, February 12, 2014				Sheet 54 of 55	

ZIWB2/ZIWB3/ZIWE1 HW PIR List

Item	Page	MODIFICATION LIST	PURPOSE	
<hr/>				
1	P. 36	Modify DP_SEL schematic	Because the first design is wrong.	EVT TO DVT
2	P. 34	Delete D28	It already reserve in sub BD	
3	P. 36	Modify HPD schematic	Because the first design is wrong.	
4	P. 36	Modify DP AUX schematic	Cap already reserve in sub BD	
5	P. 20	Reserve +1.05VS to +0.95VGS	AMD' s suggestion	
6	P. 33	Add D26 for ESD		
7	P. 42	Add RV198, RV199	AMD' s suggestion	
8	P. 22-24	Add GPU Termination Resistance	AMD' s suggestion	
<hr/>				
1	P. 35	change U11.111 power rail to +3VLP	It only use +3VLP	DVT TO PVT
2	P. 33	un-pop R294, pop R295.	B series' s LED need to follow E series	
3	P. 10	Add R247, R248	For BIOS Stap Pin	
4	P. 20	Add RV60, delete RV36	for GPU Sequence	
5	P. 20	Add RV61, delete RV240	for GPU Sequence	
6	P. 37	Change DP Switch IC solution	For HDMI audio issue	
7	P. 35	Add C197 for ESD		
8	P. 33	Add C198 for ESD		
9	P. 30	Add C199 for ESD		
<hr/>				
1	P. 33	Reserve R298, R299 for DC-in LED control	To avoid LED shimmer	PVT TO PRE-MP
2	P. 38	Change DL1 and DL2 footprint for ESD		

Security Classification	Compal Secret Data			Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Docu	Rev
				Number	1.0
Date: Wednesday, February 12, 2014				Sheet	55 of 55

www.s-manuals.com