

LCD-1

IVY Bridge (rPGA989)

Intel PCH (Panther Point)

DY:No stuff
SWG:SWG SKU

PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

CD1 DIS

Rev

SC

Date: Tuesday, December 13, 2011

Sheet 1 of 102


LCD-1 Discrete Block Diagram

Project Code: 91.4SE01.001
PCB(Raw Card): 11248

PCB Layer Stackup

- L1:TOP
- L2:GND
- L3:Signal
- L4:Signal
- L5:VCC
- L6:Signal
- L7:GND
- L8:BOTTOM

Battery Charger	
BQ24707	40
INPUTS	OUTPUTS
AD+	BT+
System DC/DC	
TPS51123RGER	41
DCBATOUT	5V_S5 3D3V_S5
CPU DC/DC	
ISL95838HRTZ	42, 43
DCBATOUT	VCC_CORE
ID05V_VTT	
TPS51219RTER	45
DCBATOUT	ID05V_VTT
ID5V_S3/DDR3_REF	
0D75V_S0 TPS51216RUKR	46
DCBATOUT	0D75V_S0 ID5V_PWR DDR3_VREF
ID8V_S0	
TPS51311RGTR	47
3D3V_S5	ID8V_S0
VCCSA	
TPS51461RGER	48
5V_S5	VCCSA
VGA_CORE	
ISL62882CHRTZ	92
DCBATOUT	VGA_CORE



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Ta Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Block Diagram

Title: _____
Size: _____ Document Number: _____ Rev: _____
Customer: _____ CD1 DIS _____ SC _____
Date: Tuesday, December 13, 2011 Sheet 2 of 102

PCH Strapping Chief River Schematic Checklist Rev0.72

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Strapping Chief River Schematic Checklist Rev0.72

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

PCIe Routing

LANE1	Card Reader
LANE2	Mini Card1(WLAN)
LANE3	Express Card
LANE4	GBE LAN
LANE5	X
LANE6	X
LANE7	X
LANE8	X

POWER PLANE	VOLTAGE	Voltage Rails		DESCRIPTION
		ACTIVE IN		
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VPT 1D0V_S0 VCCSA 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.0V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	80		CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 D0K_VREF_S3	5V 1.5V 0.75V	S3		
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states		AC Brick Mode only
1D05V_LAN	1.05V	80/M0, SX/M3		ON whenever IAMT is active
3D3V_M 1D05V_M	3.3V 1.05V	80/M0, SX/M3, WOL_EN		ON for IAMT/Legacy WOL
3D3V_AUX_RBC	3.3V	DSW, Sx		ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx		Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

USB Table

Pair	Device
0	USB3.0 port 0
1	USB2.0 port 1
2	USB3.0 Docking
3	WWAN
4	USB2.0 port (AU04)
5	New Card
6	X
7	X
8	USB2.0 Docking
9	USB2.0 port 2
10	FPR
11	BLUETOOTH
12	WLAN
13	Camera

RESISTOR

Symbol name	Value	Tolerance	Rating	Size
		(J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
For the value, it can be read by the number before R. (R means resistor)
For the tolerance, it can be read from the last letter.
For the rating, we don't show on the symbol name.
For the size, R2=>0402, R3=>0603, R5=>0805,....

SMBus ADDRESSES

I 2 C / SMBus Addresses	Ref Des	Chief River CRV	
Device		Address	Hex Bus
EC SMBus 1 Battery CHARGER			BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP			SML1_CLK/SML1_DATA SML1_CLE/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

SATA Table

SATA	
Pair	Device
0	HDD
1	ODD
2	mSATA
3	N/A
4	Docking
5	N/A

CAPACITOR

Symbol name	Value	Tolerance	Rating	Size
		(M: +/-20, K: +/-10, Z: +80/-20)		2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	MX5R	10V	0402
SC10U6D3V5MX	10uF	MX5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
Capacitor type + value + rating + size + tolerance + material
SCD1U10V2MX-1
SC=> SMT Ceramic, TC=> POS cap or SP cap
D1U => 0.1uF
10V => the voltage rating is 10V
2=> 0402, 3=>0603, 5=>0805
M=>tolerance M, K, Z
X=> X7R/X5R, Y=> Y5V
-1 => symbol version, nonsense to EE characteristic


BOM#

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih, Taipei Hsein 221, Taiwan, R.O.C.


Table of Content		
Size	Document Number	Rev
Custom	CD1 DIS	SC
Date:	Tuesday, December 13, 2011	Sheet 3 of 102

SSID = CPU

Signal Routing Guideline:
 PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
 PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.






SSID = CPU




Intel recommends 43pf

Connect EC to PROCHOT# through inverting OD buffer.



Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through 1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K +/- 5% resistor power (~15 mW) may be wasted.

SSID = CPU



BOM1


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DDR)**

Size: A3 Document Number: **CD1 DIS** Rev: **SC**


Date: Tuesday, December 13, 2011 Sheet 6 of 102

SSID = CPU




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed




Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



BOM1


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (RESERVED)**

Size A3 Document Number **CD1 DIS** Rev **SC**

Date: Tuesday, December 13, 2011 Sheet 7 of 102

POWER





- AG35 VCC1
- AG34 VCC2
- AG33 VCC3
- AG32 VCC4
- AG31 VCC5
- AG30 VCC6
- AG29 VCC7
- AG28 VCC8
- AG27 VCC9
- AG26 VCC10
- AF35 VCC11
- AF34 VCC12
- AF33 VCC13
- AF32 VCC14
- AF31 VCC15
- AF30 VCC16
- AF29 VCC17
- AF28 VCC18
- AF27 VCC19
- AF26 VCC20
- AD35 VCC21
- AD34 VCC22
- AD33 VCC23
- AD32 VCC24
- AD31 VCC25
- AD30 VCC26
- AD29 VCC27
- AD28 VCC28
- AD27 VCC29
- AD26 VCC30
- AC35 VCC31
- AC34 VCC32
- AC33 VCC33
- AC32 VCC34
- AC31 VCC35
- AC30 VCC36
- AC29 VCC37
- AC28 VCC38
- AC27 VCC39
- AC26 VCC40
- AA35 VCC41
- AA34 VCC42
- AA33 VCC43
- AA32 VCC44
- AA31 VCC45
- AA30 VCC46
- AA29 VCC47
- AA28 VCC48
- AA27 VCC49
- AA26 VCC50
- Y35 VCC51
- Y34 VCC52
- Y33 VCC53
- Y32 VCC54
- Y31 VCC55
- Y30 VCC56
- Y29 VCC57
- Y28 VCC58
- Y27 VCC59
- Y26 VCC60
- V35 VCC61
- V34 VCC62
- V33 VCC63
- V32 VCC64
- V31 VCC65
- V30 VCC66
- V29 VCC67
- V28 VCC68
- V27 VCC69
- V26 VCC70
- U35 VCC71
- U34 VCC72
- U33 VCC73
- U32 VCC74
- U31 VCC75
- U30 VCC76
- U29 VCC77
- U28 VCC78
- U27 VCC79
- U26 VCC80
- R35 VCC81
- R34 VCC82
- R33 VCC83
- R32 VCC84
- R31 VCC85
- R30 VCC86
- R29 VCC87
- R28 VCC88
- R27 VCC89
- R26 VCC90
- P35 VCC91
- P34 VCC92
- P33 VCC93
- P32 VCC94
- P31 VCC95
- P30 VCC96
- P29 VCC97
- P28 VCC98
- P27 VCC99
- P26 VCC100

PEG AND DDR




CORE SUPPLY

SENSE LINES



VCCIO Output Decoupling Recommendation:
 3 x 330 uF, 6mΩ
 5 x 22 uF & 5 x 0805(no-stuff) MB Bottom Socket Cavity
 7 x 22 uF & 2 x 0805(no-stuff) MB Top Socket Cavity

For CRB VIDSOUT need to pull high 130 ohm closer to CPU and IMVP7
 For CRB VIDALERT# need to pull high 75 ohm close to CPU




BOM1

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (VCC CORE)		
Size	Document Number	Rev
Custpm	CD1 DIS	SC
Date:	Tuesday, December 13, 2011	Sheet 8 of 102

Ivy Bridge POWER

+V_SM_VREF_CNT should have 10 mil trace width



9/2 VCCIO_SEL

```
define 1D05V_VTT power voltage
whether 1.00V(IB) or 1.05V(SB)
Part Logic-Low Logic High
[IVY-ES1] [SandyBridge]
```

PR4505	DY	ASM
PR4525	(DY)	DY
PR4511	(DY)	DY
PR4518	ASM	ASM
R8765	ASM	DY

9/1 IVY Bridge ES1: remove PR4505
Sandy Bridge: remove R8765 (SDV)

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **CPU (VCC GFXCORE)**


Size: A3 Document Number: **CD1 DIS** Rev: **SC**

Date: Tuesday, December 13, 2011 Sheet 9 of 102

SSID = CPU

Ivy Bridge

CPU1H




VSS

AUBURNF,CLARKUNF

Ivy Bridge

CPU1I



VSS

AUBURNF,CLARKUNF

BOM1

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VSS)**

Size: A3	Document Number: CD1 DIS	Rev: SC
Date: Tuesday, December 13, 2011		Sheet 10 of 102


In production, All of parts should be not moounted except of pulldown 51 ohm on TRSTn and Pullup DBR#.

SIGNAL	REF DES	ENABLE	DISABLE
TDO	R1101	ASM	NOASM
TRST#	R1107	ASM	ASM
DBRESET#	R1102	ASM	ASM
PLT_RST#	R1106	ASM	NOASM
CFG0	R1104	ASM	NOASM
CPUPWRGD	R1103	ASM	NOASM
SYS_PWROK	R1105	ASM	NOASM
	CXDP1	ASM	NOASM

↑
LOGIC

9/2 CPU_XDP

Part	Enable	Disable
R1101	ASM	DY
R1107	ASM	ASM
R1102	ASM	ASM
R1106	ASM	DY
R1104	ASM	DY
R1103	ASM	DY
R1105	ASM	DY
CXDP1	ASM	DY




- CPU XDP SFF 26pin IF
- Pin 1 OBSFN_A0 (PREQ#, I/O)
 - Pin 2 OBSFN_A1 (PRDY#, I/O)
 - Pin 3 GND
 - Pin 4 OBSDATA_A0 (Open, I/O)
 - Pin 5 OBSDATA_A1 (Open, I/O)
 - Pin 6 GND
 - Pin 7 OBSDATA_A2 (Open, I/O)
 - Pin 8 OBSDATA_A3 (Open, I/O)
 - Pin 9 GND
 - Pin 10 HOOK0 (PWRGD, In)
 - Pin 11 HOOK1 (BP_PWRGD_RST#, Out)
 - Pin 12 HOOK2 (CFG0, Out)
 - Pin 13 HOOK3 (vr_READYSYS_PWROK, Out)
 - Pin 14 HOOK4 (BCLK#, In)
 - Pin 15 HOOK5 (BCLK#, In)
 - Pin 16 VCCOBS_AB (VCCP Voltage of CPU, In)
 - Pin 17 HOOK6 (RESET#, Out)
 - Pin 18 HOOK7 (DBR#, Out)
 - Pin 19 GND
 - Pin 20 TDO, In
 - Pin 21 TRST#, Out
 - Pin 22 TDI, Out
 - Pin 23 TMS, Out
 - Pin 24 TCK1 (Open)
 - Pin 25 GND
 - Pin 26 TCK0 ,Out


BOM1

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU XDP			
Size	Document Number	Rev	
A3	CD1 DIS	SC	
Date: Tuesday, December 13, 2011		Sheet 11	of 102

VREF circuit -M1 (Voltage Driver Network) & M3 (Driven by Processor) Implementation



BOM1

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title M3	
Size A3	Document Number CD1 DIS
Date: Tuesday, December 13, 2011	Rev SC
Sheet 12 of 102	

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number




CD1 DIS

Rev
SC

Date: Tuesday, December 13, 2011





Sheet 13 of 102

SSID = MEMORY



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA



PART NUMBER	Height	TYPE
62.10017.S51	4mm	REVERSED
		REVERSED
		REVERSED
		REVERSED

1110 X02 Modify:
DM2 1st change to 62.10017.P41; 2nd change to 62.10017.R41 on S7 stage from M2 updated connector list.

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin-Tai Rd., Hsuehlin, Taipei Hsien 221, Taiwan, R.O.C.




Title: **DDR3 SO-DIMM2**

Size: Custom Document Number: **CD1 DIS** Rev: **SC**


Date: Tuesday, December 13, 2011 Sheet 14 of 102

SSID = MEMORY

20101231



20110209




PART NUMBER	Height	TYPE
62.10017.K91	7.0mm	REVERSED
		REVERSED
		REVERSED
		REVERSED

1110 X02 Modify:
 DMI 1st change to 62.10017.Q41; 2nd change to 62.10017.N11 on S7 stage from ME updated connector list.

Note:
 If SA0_DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30

 If SA0_DIM0 = 0, SA1_DIM0 = 1
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32

Place these caps close to VTT1 and VTT2.



H = 7.0mm
 DDR3-204P-138-GP
 62.10024.F31

BOM1

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3 SO-DIMM1**

Size: Custom Document Number: **CD1 DIS** Rev: **SC**

Date: Tuesday, December 13, 2011 Sheet 15 of 102

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number











CD1 DIS

Rev
SC

Date: Tuesday, December 13, 2011

Sheet 16 of 102

SSID = PCH



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH : HDA/JTAG/SATA**

Size: A3 Document Number: **CD1 DIS** Rev: **SC**


Date: Tuesday, December 13, 2011 Sheet 17 of 102

SSID = PCH

If PCIE port 1 is disabled, it will cause all PCIE port disabled



Card Reader CLK









WLAN CLK



EXC CLK



LAN CLK



- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
 - Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2
 if more than 2 PCI clocks + PCI loopback are routed.

BOM1

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: PCH : PCIE/SMBUS/CLK

Size: A3 Document Number: CD1 DIS Rev: SC




Date: Tuesday, December 13, 2011 Sheet 18 of 102

Signal Routing Guideline:
 DMI_ZCOMP Keep W=4 mils and routing length less than 500 mils.
 DMI_IRCOMP Keep W=4 mils and routing length less than 500 mils.

SSID = PCH

- 4 DMI_RXN[3:0]
- 4 DMI_RXP[3:0]
- 4 DMI_TXN[3:0]
- 4 DMI_TXP[3:0]

For platforms not supporting Deep S4/S5
 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
 2.DPWROK and RSMRST# will rise at the same time (connected on board)
 3.SLP_SUS# and SUSACK# are left as 'no connect'
 4.SUSWARN# used as SUSPWDRNACK/GPIO30









BOM1

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH : DMI/FDI/PM**

Size: A3	Document Number: CD1 DIS	Rev: SC
Date: Tuesday, December 13, 2011	Sheet: 19	of: 102

L_DDC_DATA(K47):
 This signal is on the LVDS interface.
 This signal needs to be left NC if eDP is
 used for the local panel display



DDI Port B Detect:(SDVO_CTRL_DATA)
 1: Port B detected
 0: Port B not detected

PORT	DDI PCH Pin Names	SDVO Mapping	DisplayPort Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPD	NA	DDPB_HPD	HDMI_HPD
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMI_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMI_CTRLDATA

Digital Display Ports Enable and Disable Guidelines

Port	Strap	How to Enable Port?	How to Disable Port?
LVDS	L_DDC_DATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port B	SDVO_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port C	DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port D	DDPD_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect

NOTE: LVDS and eDP on processor can not be enabled at the same time.

BOM1


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH : LVDS/CRT/DDI**




Size A3 Document Number **CD1 DIS** Rev **SC**

Date: Tuesday, December 13, 2011 Sheet 20 of 102

SSID = PCH






For PPT USB3.0 feature





BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)

GPIO51 and GPIO19 Internal PU




Utilize Port 9 for USB debug



OC[3:0]# for Device 29 (Ports 0-7)
OC[7:4]# for Device 26 (Ports 8-13)

USB Table

Pair	Device
0	USB3.0 port 0
1	USB2.0 port 1
2	USB3.0 Docking
3	WWAN
4	USB2.0 port (AUO4)
5	New Card
6	X
7	X
8	USB2.0 Docking
9	USB2.0 port 2
10	FPR
11	BLUETOOTH
12	WLAN
13	Camera




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

PCH : PCI/USB/NVRAM/RSVD

Size A3 Document Number **CD1 DIS** Rev **SC**








Date: Tuesday, December 13, 2011 Sheet 21 of 102

Note:
For PCH debug with XDP, need to NO STUFF R2218




GPIO27 has a weak[20K] internal pull up. To enable on-die PLL Voltage regulator, should not place external pull down.


Model_ID	
PH	14"
PL	15"



NCTF TEST PIN:
NCTF_1#A47, NCTF_2#A48, NCTF_3#A49, NCTF_4#A49, NCTF_5#A49, NCTF_6#A44, NCTF_7#B3, NCTF_8#B47, NCTF_9#BD1, NCTF_10#BD49, NCTF_11#BE1, NCTF_12#BE49, NCTF_13#BF1, NCTF_14#BF49, NCTF_15#BG2, NCTF_16#BG48, NCTF_17#BH3, NCTF_18#BH47, NCTF_19#BJ4, NCTF_20#BJ44, NCTF_21#BJ45, NCTF_22#BJ46, NCTF_23#BJ5, NCTF_24#BJ6, NCTF_25#C2, NCTF_26#C48, NCTF_27#D1, NCTF_28#D49, NCTF_29#E1, NCTF_30#E49, NCTF_31#F1, NCTF_32#F49



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4 should not float on the motherboard. They should be tied to GND directly.




Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT]
	LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up. Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

PLL ON DIE VR ENABLE	
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT	
DISABLED -- LOW (R2212 STUFFED)	



DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW
	Set to Vcc when HIGH


BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH : GPIO/NTCF/MISC**


Size: A3 Document Number: **CD1 DIS** Rev: **SC**

Date: Tuesday, December 13, 2011 Sheet 22 of 102




Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTERM	1.8	0.19
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06

Refer to NPCE795 shared SPI flash architecture



SSID = PCH



20101229

BOM1



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH : POWER2**


Size A3 Document Number **CD1 DIS** Rev **SC**

Date: Tuesday, December 13, 2011 Sheet 24 of 102

SSID = PCH



BOM1


 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
PCH : VSS	
Size	Document Number
A3	CD1 DIS
Date:	Tuesday, December 13, 2011
Sheet	25 of 102
Rev	SC

9/2 PCH_XDP


Part	Enable	Disable
R1726/R1730	ASM	ASM [TMS]
R1727/R1731	ASM	ASM [TDI]
R1728/R1732	ASM	DY [TDO]
R1729	ASM	DY [TCK]
R2601/R2602	ASM	DY
R2604/R2606	DY	DY [TCK]
R2605	ASM	DY [TCK]
PXDP1	ASM	DY [Conn]

PCH XDP

DY in SVT





BOM1

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
PCH XDP	
Title PCH XDP	Rev SC
Size A3	Document Number CD1 DIS
Date: Tuesday, December 13, 2011	Sheet 26 of 102

SSID = Thermal

Thermal sensor



CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.

9/2 Thermal Fun.

Parts	SWG UMA
C2804/C2809	ASM DY
R2815	ASM







Table 28.1- General Purpose Transistors multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
ON	MMBT3904WT1G	N/A	84.03904.R11
PANJIT	MMBT3904W	N/A	84.M3904.A11



BOM1


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/FAN**

Size: C Document Number: **CD1 DIS** Rev: **SC**

Date: Tuesday, December 13, 2011 Sheet: 28 of 102

9/26 change to S0




- 17 HDA_CODEC_RST#
- 17 HDA_CODEC_BITCLK
- 17 HDA_CODEC_SYNC
- 17 HDA_SDI0
- 17 HDA_CODEC_SDOOUT

SPKR trace width 40 mils---4ohm speaker recommend 40,mil, required 20mil.as min

6-10 mil trace recommend




CLOSE TO CODEC

CLOSE TO CODEC



All audio analog signal must trace with min 10mil width

All audio analog signal must trace with min 10mil width



BOM1

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Speaker Conn

Size A3 Document Number **CD1 DIS** Rev **SC**

Date: Tuesday, December 13, 2011 Sheet 30 of 102

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

CD1 DIS

Rev
SC

Date: Tuesday, December 13, 2011

Sheet 32 of 102

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

CD1 DIS

Rev
SC

Date: Tuesday, December 13, 2011

Sheet 33 of 102

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

CD1 DIS

Rev
SC

Date: Tuesday, December 13, 2011

Sheet 34 of 102

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number





CD1 DIS

Rev


SC


Date: Tuesday, December 13, 2011

Sheet 35 of 102





BOM1

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
ADAPTER	
Title	SC
Size A3	Document Number
CD1 DIS	
Date: Tuesday, December 13, 2011	Sheet 37 of 102




BOM1	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	DCIN JACK
Size	A2
Document Number	CD1 DIS
Date: Tuesday, December 13, 2011	Sheet 38 of 102
Rev	SC


BATT Connector



BOM1

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title BATT CONN		
Size A4	Document Number CD1 DIS	Rev SC
Date: Tuesday, December 13, 2011		Sheet 39 of 102

SSID = Charger




Charger Current=1.4~3.6A

AC_IN#=High , -DOCKED0_G=Low
AC_IN#=Low , -DOCKED0_G= -DOCKED0 / 2

BOM1	
緯創資通 Wistron Corporation	
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsichang, Taipei Hsien 221, Taiwan, R.O.C.	
CHARGER	
Title	
Size	Document Number
	CD1 DIS
Date:	Rev
Tuesday, December 13, 2011	SC
Sheet 49	of 102

Confirm PWR for PQ4101 circuit Fun. (FVT Stage)



Iomax=9A
OCP=12A

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3 or VREG5	400kHz	500kHz

SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only


BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51123 5V/3D3V**

Size: Document Number
Custom: **CD1 DIS** Rev: **SC**

Date: Tuesday, December 13, 2011 Sheet 41 of 102



12/8 SIT:
LCD_BF-1
ISL95838 PN
Change to
74.95838.A33
(IC REV 1.1)



9/1 Change to DY for 14&15 UMA bring up

9/1 PR4209:124K VBOOT=1.1V for boot (Ref to PD Table7)
9/28 PR4209:21K for FVT

44 VSUMG- >>>

44 VSUMG+ >>>

8 H_CPU_SVIDCLK >>>

8 VR_SVID_ALERT# <<<

8 H_CPU_SVIDDAT >>>

48 D85V_PWRGD >>>


5.27 H_PROCHOT# <<<



43 PWR_VCORE_ISEN2 >>>

43 PWR_VCORE_ISEN1 >>>

43 VSUM+ >>>

43 VSUM- >>>






Design Current=53A
OCP=64A

BOM1

緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU CORE			
Size B	Document Number	Rev SC	
CD1 DIS			
Date: Tuesday, December 13, 2011	Sheet 43	of 102	


SSID = AXG.Regulator



BOM1


<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title CPU CORE</p>	
Size C	Document Number
<p>CD1 DIS</p>	
Date: Tuesday, December 13, 2011	Sheet 44 of 102

TPS51219 for 1D05V_VTT



1D05V_VTT (CPU VCCIO)	Modify list
1.05V	PR4505_ASM PR4525_No_ASM
1.0V	PR4505_No_ASM PR4525_ASM

SSID = PWR.Plane.Regulator 1p5v0p75v



74.51216.073



Design Current = 1A

Design Current = 16A
OCP = 21.4A

79.3971V.30L
390uF, 2.5V, 6.3X5.7
ESR=10mΩ, Irripple=3.87A

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE	Frequency	Discharge Mode
PR5003	400kHz	Tracking Discharge
200k ohm	300kHz	
100k ohm	300kHz	Non-tracking Discharge
68k ohm	400kHz	
47k ohm	400kHz	



BOM1


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51216 1D5V&0D75V**


Size A3 Document Number **CD1 DIS** Rev **SC**

Date: Tuesday, December 13, 2011 Sheet 46 of 102

TPS51311 for 1D8V_S0



1D8V_S0
 Design current = 1.5A
 OCP > 3A




BOM1

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title PWM_1D8V_RT8015B	
Size	Document Number
CD1 DIS	
Date:	Tuesday, December 13, 2011
Sheet	47 of 102

SC

TPS51461 for VCCSA






VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V


BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title VCCSA_TPS51461	
Size	Document Number
Date: Tuesday, December 13, 2011	Sheet 48 of 102
Rev SC	


LVDS CONNECTOR



11/28 For T1 rising time
0.5 < T1 < 10ms



11/28 For T6 Falling time
0 < T6 < 10ms




BOM1


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LCD Connector	
Size A4	Document Number CD1 DIS
Rev SC	
Date: Tuesday, December 13, 2011	
Sheet 49 of 102	

CRT_RED_CONN 1
 CRT_GREEN_CONN 1
 CRT_BLUE_CONN 1



AFTP501 AFTE14P-GP
 AFTP502 AFTE14P-GP
 AFTP503 AFTE14P-GP



CRT CONN



NEAR CRT CONN



BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		CRT	
Size	Document Number	Rev	
A3	CD1 DIS	SC	
Date: Tuesday, December 13, 2011		Sheet 50	of 102

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number


CD1 DIS

Rev
SC

Date: Tuesday, December 13, 2011

Sheet 51 of 102

Mini Display Port Connector



Close DP1 connector

Change to 3D3V_S0 for discharge issue

BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Display Port			
Title	Document Number		Rev
Size	CD1 DIS		SC
A3	Date: Tuesday, December 13, 2011		Sheet 52 of 102

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

CD1 DIS

Rev
SC

Date: Tuesday, December 13, 2011

Sheet 53 of 102

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

CD1 DIS

Rev

SC

Date: Tuesday, December 13, 2011

Sheet 54 of 102

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number


CD1 DIS

Rev
SC

Date: Tuesday, December 13, 2011




Sheet 55 of 102

SATA HDD Connector




ODD Connector

SATA_RX- and SATA_RX+ Trace Length match within 20 mil




When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON



SATA Zero Power ODD

Change to TPCF8105 for combustion test



BOM1



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: HDD/ODD	
Size: A3	Document Number: CD1 DIS
Date: Tuesday, December 13, 2011	Sheet: 56 of 102
Rev: SC	Rev: SC

(Blanking)

BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size	Document Number	Rev	
A3	CD1 DIS	SC	
Date: Tuesday, December 13, 2011		Sheet	57 of 102

Speaker Connector



BOM1

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
SPEAKER CONN	
Title Size A3 Date: Tuesday, December 13, 2011	Document Number CD1 DIS Sheet 58 of 102
Rev SC	

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

CD1 DIS


Rev
SC

Date: Tuesday, December 13, 2011

Sheet 59 of 102

SSID = Flash.ROM


8M SPI ROM for Commercer



Notes:

The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil


PCH and EC length less than 6.5 inch



64Mbits SPI FLASH (SPI1):

Package	Supplier	Vendor P/N	Wistron P/N
SO8	Macronix	MX25L6406EM2I-12G	72.25640.D01
	Winbond	W25Q64CVSSIG	72.25Q64.B01
	Numonyx	N25Q064A13ESE40F	72.25Q64.D01

SSID = RBATT




BOM1

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Flash/RTC	
File	SC
Size	CD1 DIS
A3	SC
Date: Tuesday, December 13, 2011	Sheet 60 of 102

SSID = USB

Left Middle USB Connector



Left Front USB Connector








Table 61.1- USB2.0 PWR SW multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
TI	TPS2066DGN	41R0511AA	74.02066.A71
TI	TPS2066DGN-1	N/A	74.02066.B71

Table 61.2- 150U 6.3V POSCAP multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
NEC-TOKIN	TEPSLB20J157M	N/A	77.C1571.09L
SANYO	6TPE150MAZB	N/A	77.21571.111
HPC	TNCB0J157MTRZTF	N/A	80.15715.12L

Table 61.3- ESD protection

Supplier	Description	Lenovo P/N	Wistron P/N
NXP	IP4223CZ6	N/A	83.42236.0AE
AOS	AOZ8904CIL	N/A	83.08904.0AE
AMC	AZC099-04S	N/A	83.09904.AAE

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


USB Power SW

Title: **CD1 DIS**


Size: A3 Document Number: **SC** Rev: **SC**

Date: Tuesday, December 13, 2011 Sheet 61 of 102



Left Rear USB Connector



L114/L116 add for EMI



Design Current=1.5A



BOM1


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB3.0**

Size A4	Document Number	Rev
	CD1 DIS	SC


Date: Tuesday, December 13, 2011 Sheet 62 of 102

Bluetooth Module conn.





11/30 Merge wireless LED turn on circuits for Windows8 requirement

Near BT1 BDC CONNECTOR



BOM1

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Bluetooth		
Size A4	Document Number CD1 DIS	Rev SC
Date: Tuesday, December 13, 2011		Sheet 63 of 102



BOM1


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Finger Print Conn**



Size A3	Document Number CD1 DIS	Rev SC
------------	-----------------------------------	------------------

Date: Tuesday, December 13, 2011 Sheet 64 of 102

8/19 Change to Mount for Debug card




63,66,82 LED_WIRELESS#




9/2 WLAN ISCT Function table

	WLAN S3 support	
	Enable	Disable
R6511	DY	ASM
U6501	ASM	DY
Q6502	ASM	DY
R6512	ASM	DY
R6513	ASM	DY
R6514	ASM	DY
C6501	ASM	DY




27 WLAN_PWRON



BOM1

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size A4	Document Number CD1 DIS	Rev SC
Date: Tuesday, December 13, 2011	Sheet 65	of 102



Pin	Function	Definition
P1	Reserved	No Connect
P2	+3.3 V	3.3 V Source
P3	Reserved	No Connect
P4	GND	Return Current Path
P5	Reserved	No Connect
P6	+1.5 V	1.5 V Source
P7	Reserved	No Connect
P8	Reserved	No Connect
P9	GND	Return Current Path
P10	Reserved	No Connect
P11	Reserved	No Connect
P12	Reserved	No Connect
P13	Reserved	No Connect
P14	Reserved	No Connect
P15	GND	Return Current Path
P16	Reserved	No Connect
P17	Reserved	No Connect
P18	GND	Return Current Path
P19	Reserved	No Connect
P20	Reserved	No Connect
P21	GND	Return Current Path
P22	Reserved	No Connect
P23	+B	Host Receiver Differential Signal Pair
P24	+3.3 V	3.3 V Source
P25	-B	Host Receiver Differential Signal Pair
P26	GND	Return Current Path
P27	GND	Return Current Path
P28	+1.5 V	1.5 V Source
P29	GND	Return Current Path
P30	Two Wire Interface	Two Wire Interface Clock ²
P31	-A	Host Transmitter Differential Signal Pair
P32	Two Wire Interface	Two Wire Interface Data ²
P33	+A	Host Transmitter Differential Signal Pair
P34	GND	Return Current Path
P35	GND	Return Current Path
P36	Reserved	No Connect
P37	GND	Return Current Path
P38	Reserved	No Connect
P39	+3.3 V	3.3 V Source
P40	GND	Return Current Path
P41	+3.3 V	3.3 V Source
P42	Reserved	No Connect
P43	Reserved	No Connect
P44	Reserved	No Connect
P45	Vendor	Vendor Specific / Manufacturing Pin ³
P46	Reserved	No Connect
P47	Vendor	Vendor Specific / Manufacturing Pin ³
P48	+1.5 V	1.5 V Source
P49	DA/DSS	Device Activity Signal / Disable Staggered Spin-up
P50	GND	Return Current Path
P51	Presence Detection	Shall be pulled to GND by device ¹
P52	+3.3 V	3.3 V Source

WWAN ASM/NON ASM

WWAN	YES	NO
WWAN1	ASM	No_ASM
SIM1	ASM	No_ASM
C6604	ASM	No_ASM
C6602	ASM	No_ASM
C6603	ASM	No_ASM

LOGIC

WWAN ISCT Functon

Location	Disable 3G_PWRON	Enable 3G_PWRON
R6605	ASM	No_ASM
R6606	No_ASM	ASM
R6607	No_ASM	ASM
R6608	No_ASM	ASM
C6611	No_ASM	ASM
U6601	No_ASM	ASM
U6603	No_ASM	ASM
Q6602	No_ASM	ASM

LOGIC

Anti Theft Function

Location	AT No suport	AT suport
R6604	ASM	No_ASM
R6609	ASM	ASM
R6610	No_ASM	ASM
R6611	No_ASM	ASM
U6602	No_ASM	ASM
U6603	No_ASM	ASM
RN6601	No_ASM	ASM
R6612	No_ASM	ASM

LOGIC

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **WWAN/mSATA**

Size A3 Document Number **CD1 DIS** Rev **SC**

Date: Tuesday, December 13, 2011 Sheet 66 of 102

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

CD1 DIS

Rev

SC

Date: Tuesday, December 13, 2011

Sheet 67 of 102

D

C

B

A

(Blanking)

BOM1


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
---	--	---	--

Title **LED Bard/Power Button**

Size A4	Document Number CD1 DIS	Rev SC
------------	-----------------------------------	------------------

Keyboard Connector Top View



MB Pin	Description
1	Diag_Loop3 = GPIO_1 (TPC)
2	KS[7] = KBD S8
3	KS[6] = KBD S7
4	KS[4] = KBD S5
5	KS[2] = KBD S3
6	KS[5] = KBD S6
7	KS[1] = KBD S2
8	KS[3] = KBD S4
9	KS[0] = KBD S1
10	KSO[5] = KBD D6
11	KSO[4] = KBD D5
12	KSO[7] = KBD D8
13	KSO[6] = KBD D7
14	KSO[8] = KBD D9
15	KSO[3] = KBD D4
16	KSO[1] = KBD D2
17	KSO[2] = KBD D3
18	KSO[0] = KBD D1
19	KSO[12] = KBD D13
20	KSO[16] = KBD D17
21	KSO[15] = KBD D16
22	KSO[13] = KBD D14
23	KSO[14] = KBD D15
24	KSO[9] = KBD D10
25	KSO[11] = KBD D12
26	KSO[10] = KBD D11
27	NC (reserved for Caps LK LED)
28	NC (reserved for Num LK LED)
29	NC (reserved for Scroll LK LED)
30	GND



Near KB1

KBC_PWRBTN# TP81 TPAD60

Add for boot up



BOM1

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad**

Size: A3 Document Number: **CD1 DIS** Rev: **SC**

Date: Tuesday, December 13, 2011 Sheet 69 of 102

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

BOM1


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
--

Hall Sensor	
--------------------	--


Size A4	Document Number CD1 DIS	Rev SC
------------	-----------------------------------	------------------

Date: Tuesday, December 13, 2011	Sheet 70 of 102
----------------------------------	-----------------

Golden Finger for Debug Board



BOM1

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Debug connector		
Size A3	Document Number CD1 DIS	Rev SC
Date: Tuesday, December 13, 2011		Sheet 71 of 102

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

CD1 DIS

Rev

SC

Date: Tuesday, December 13, 2011

Sheet 72 of 102

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

CD1 DIS

Rev
SC

Date: Tuesday, December 13, 2011

Sheet 73 of 102

(Blanking)

20.I0129.001			
Pin	TYPE	FUNCTION	RTS5138 NET
P1	SD	SD-CD	SP6
P2	SD	SD-WP	SP1
P3	SD	SD-DAT1	SP3
P4	SD	SD-DAT0	SP4
P5	MMC_PLUS	MMC-DATA7	SP5
P6	MemoryStick	MS-GND	GND
P7	SD	SD-GND	GND
P8	MMC_PLUS	MMC-DATA6	SP7
P9	MemoryStick	MS-BS	SP14
P10	SD	SD-CLK	SP8
P11	MemoryStick	MS-DATA1	SP12
P12	MemoryStick	MS-DATA0	SP9
P13	SD	SD-VCC	3D3V_CARD_S0
P14	MemoryStick	MS-DATA2	SP8
P15	SD	SD-GND	GND
P16	MemoryStick	MS-INS	SP2
P17	MMC_PLUS	MMC-DATA5	SP9
P18	MemoryStick	MS-DATA3	SP5
P19	SD	SD-CMD	SP10
P20	MemoryStick	MS-SCLK	SP1
P21	MMC_PLUS	MMC-DATA4	SP11
P22	MemoryStick	MS-VCC	3D3V_CARD_S0
P23	SD	SD-DATA3	SP12
P24	MemoryStick	MS-GND	GND
P25	SD	SD-DAT2	SP13
P26	SD	SD-WP COM /SDIO GND	GND
P27	SD	SD-CD COM /SDIO GND	GND
#1	XD	XD-CD	XD_CD#
#2	XD	XD-R/B	SP1
#3	XD	XD-RE	SP2
#4	XD	XD-CE	SP3
#5	XD	XD-CLE	SP4
#6	XD	XD-ALE	SP5
#7	XD	XD-WE	SP6
#8	XD	XD-WP-IN	SP7
#9	XD	XD-GND	GND
#10	XD	XD-D0	SP8
#11	XD	XD-D1	SP9
#12	XD	XD-D2	SP10
#13	XD	XD-D3	SP11
#14	XD	XD-D4	SP12
#15	XD	XD-D5	SP13
#16	XD	XD-D6	SP14
#17	XD	XD-D7	XD-D7
#18	XD	XD-VCC	3D3V_CARD_S0
#19	XD	XD-GND	GND

BOM1

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
SD/XD/MS/MMC Card CONN	
Size A3	Document Number CD1 DIS
Date: Tuesday, December 13, 2011	Rev SC
Sheet 74 of 102	

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Express Card

Size

A4

Document Number

CD1 DIS

Rev

SC

Date: Tuesday, December 13, 2011

Sheet 75 of 102

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

CD1 DIS


Rev
SC

Date: Tuesday, December 13, 2011

Sheet 76 of 102

	NO TPM	ST Micro ST19NP18ER28PVMK
U39	NO_ASM	ASM
C379	NO_ASM	ASM
C9203	NO_ASM	NO_ASM
R149	NO_ASM	ASM
R212	ASM	NO_ASM
R270	NO_ASM	ASM

↑
LOGIC



BOM1

緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
TPM	
Title	Rev
Size A3	SC
Document Number CD1 DIS	
Date: Tuesday, December 13, 2011	Sheet 77 of 102

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number


CD1 DIS

Rev

SC

Date: Tuesday, December 13, 2011

Sheet 78 of 102



Width = 6 mil & Spacing = 10 mil
for three Output traces

LIS244AL		NO ACC.
LIS34AL		
R401	NO-ASM	ASM
R957	ASM	ASM
U65	ASM	NO-ASM
Q105	ASM	NO-ASM
R885	10-OHM	NO-ASM
C829	ASM	NO-ASM
C969	ASM	NO-ASM
C830	ASM	NO-ASM
C847	ASM	NO-ASM
R970	56K	NO-ASM
C956	ASM	NO-ASM
R969	56K	NO-ASM
C938	ASM	NO-ASM
C704	NO-ASM	NO-ASM
R344	NO-ASM	NO-ASM
C703	NO-ASM	NO-ASM
R125	ASM	ASM

Table

	Supplier	Vendo P/N	WISTRON P/N
1	ST	LIS34ALTR	74.00034.0BZ 41R0828AA
2	Kionix	KXTC8-2850	74.KXTC8.0BZ


Layout Comment :

(1) Place C586, C588, Q17, R415, R417, C584, C585, R420 close to U34.

(2) Avoid routing under DCDC switching area.

BOM1




Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reserved	
Size A3	Document Number CD1 DIS
Date: Tuesday, December 13, 2011	Rev SC
Sheet 79	of 102



Supplier	Description	Wistron P/N
ROHM	BUL08-1FVJ-WGE2	72.BUL08.A0Q
NXP	PCA24S08ADP	72.24S08.A0Q
SANYO	LE26CAP08TT-TLM-H	72.26C08.00R

BOM1

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
RFID		
Size A4	Document Number CD1 DIS	Rev SC
Date: Tuesday, December 13, 2011		Sheet 80 of 102




BOM1

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Reserved		
Size A3	Document Number CD1 DIS	Rev SC
Date: Tuesday, December 13, 2011		
Sheet 81 of 102		

Reserve for
ISSC function
ECR105692


RJ45/AOU4/LED IF

9/27 modified




LED IF COLOR


LEDFUEL0#	Orange
LEDFUEL1#	Green




AUDIO JACK/MEDIA CARDREADER



change symbol




EXPRESS CARD





BOM1


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			IO Board Connector		
Size	Document Number	Rev		SC	
A3	CD1 DIS				
Date:	Tuesday, December 13, 2011	Sheet	82	of	102









Need 10mil thickness signal and 10 mil GND guard

9/2: QS Sample Wistron P/N:71.0N13P.D0U , To Define ROM_SCLK & Strap2 in FVT. Need to update in BOM

Y1

TXC 7M27000149	27MHZ 8.5PF 30PPM 4P	61Y9503AA
RIVER FCX-04-27000J51421	27MHZ 8.5PF 50PPM FCX-04	61Y9503BA









TABLE VIDEO MEMORY

	HYNIX 1G	HYNIX 2G	SAMSUNG 1G	SAMSUNG 2G
RAM CFG [3:0]	0010	0110	0011	0111
R8633	15K	35.7K	20K	45.3K
Vendor P/N	H5TQ1G63DFR-11C	H5TQ2G63BFR-11C	K4W1G1646G-BC11	K4W2G1646C-HC11
Wistron P/N	72.51G63.H0U	72.52G63.A0U	72.41646.Q0U	72.42164.D0U


9/2 DY R8632, R8635 change to Mount for GPU QS Sample for SDV

N13P-ES4-A1	Setting	ROM_SCLK	Strap2
	0x0DEF	0010	1111
		15Kohm pull-down	45Kohm pull-up

9/2 R8628 change to 45K for GPU QS Sample for SDV



Make U125.F1/F2 NC. They are not supported on N13P-NS1. Wait to modify to keep the space before finish other signal traces on 5/25.



BOM1


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: **GPU (4/5): POWER**

Site: Document Number **CD1 DIS** Rev: SC




Date: Tuesday, December 13, 2011 Sheet: 87 of 102

84 FBA_D[31:0] <<>




1D5V_VGA

1D5V_VGA



FOR VRAM1/VRAM2




BOM1

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM1,2 (1/4)**


Size A3	Document Number CD1 DIS	Rev SC
Date: Tuesday, December 13, 2011	Sheet 88	of 102

84 FBA_D[63:32] <<>




1D5V_VGA

VRAM3




1D5V_VGA

VRAM4




1D5V_VGA







FOR VRAM3/VRAM4

1D5V_VGA



BOM1

緯創資通 Wistron Corporation		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
GPU-VRAM3,4 (2/4)			
Title		Rev	
Size A3		SC	
Date: Tuesday, December 13, 2011		Sheet 89 of 102	





FOR VRAM5/VRAM6

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **GPU-VRAM5,6 (3/4)**

Size A3	Document Number CD1 DIS	Rev SC
Date: Tuesday, December 13, 2011		Sheet 90 of 102



Boot voltage	0.950V
VID	0101100

VID[6..0]	0100000 = 1.100V
	0101000 = 1.050V
	0101100 = 1.000V
	0110000 = 0.950V
	0111000 = 0.850V
	0111100 = 0.800V
	0111100 = 0.750V




Design current=35A
OCP=68A

3D3V_S0 to 3D3V_VGA_S0 Transfer


12/8 SIT PQ9302

Design current = 330mA




1D05V_VGA

9/27 Modify for 1D05VGA power sequence issue



1D5V_S3 to 1D5V_VGA_S0 trace need increase to avoid 1D5V_VGA_S0 DROP Voltage.



1D5V_VGA



change low Rds(on) MOSFET

AO4468, SO-8
Id=16A, Qg=9-12nC
Rdson=17.4-22m ohm


Design current = 6.27A (dGPU=4.23A, VRAM=2.24A)

1D5V_S0 to 1D5V_VGA trace need increase to avoid 1D5V_VGA DROP Voltage.

Park Madison Does Not Support BACO, so follow Old Sequence
Seymour Whistler Robson Support BACO, so Change Sequence



9/2 PR9331.1 For Fixing RUN_ENABLE Gate Voltage Fall in SDV



5

4

3

2

1

D

D

C

C

B

B

A

A

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPIO Extender

Size

A4

Document Number

CD1 DIS

Rev

SC

Date: Tuesday, December 13, 2011

Sheet 95 of 102

5

4

3

2

1

(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number


CD1 DIS

Rev


SC

Date: Tuesday, December 13, 2011

Sheet 96 of 102










Only for BF UMA (11270) layout



12/6 RF Solution Table:

Location	CD DIS	CD UMA	BF UMA
C1427 33PF	No_ASM	No_ASM	ASM
EC4601 33PF	ASM	ASM	No_ASM
PC4126 33PF	ASM	ASM	No_ASM
PC4120 33PF	ASM	ASM	No_ASM
PC4613 33PF	ASM	ASM	No_ASM
C9705 33PF	ASM	ASM	No_ASM
PC4622 330PF	ASM	ASM	No_ASM
PR4612 2.2ohm	ASM	ASM	No_ASM
C9710 C9706 33PF	No_ASM	No_ASM	ASM
C935 0.1uF	No_ASM	No_ASM	ASM
S1 S2 Spring	No_ASM	No_ASM	ASM



BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
EMI Capacitors			
Size	Document Number		Rev
Custom	CD1 DIS		SC
Date:	Tuesday, December 13, 2011	Sheet 97	of 102

Schematic Change List

Date	Page number	Description	Remark
2011/07/12	28	Add U2802,R28015-R2818,C2810-C2811,RT2801-RT2814 for Thermister protection function.	
	22	Change R2211 to ASM.	
	49	Change LVDS connector reference to LVDS1 and pin1,5,37 NC.	
	66	Add R6610-R6612,C6612,U6602,U6603 for SMBus alternative path (Intel Anti-sheft 3.0)	
	17	Add intersheet connection for LPC_AD[3:0] and LPC_FRAME#.	
	45,....	Change power rail name VCCP_CPU to 1D05V_VTT, Delete PR4514 (for iAMT),Change 1D05V_LAN to 1D05V_S0.	
	69	Change net TP4CLKPAD to TP4CLK, net TP4DATAPAD to TP4DATA.	
	42	Remove PR4227,PR4229 because of double pull-up.	
	41	Change net I244143961 to 5V_S5.	
	27	Change pull-up power of FAN_ID to 3D3V_S0.	
2011/07/13	27	Reserve test pads TF2709,TF2710 for net KCOLL6,KCOLL17.	
	2	Remove Media card reader block right side.	
	28,86	Delete Q2801,Q2802,C2805,R2813,R2814,wire themal sensor channell to dGPU inside	
	52	Change DP net name to DFC to DPB of connector side.	
	92	Remove U9204,U9207 and output cap because of space reason.	
	93	Remove 1D8V_VGA_S0 power rail.Change 1V_VGA_S0 to 1D05V_VGA_PLL Add power for 1D05V_VGA_S0 power rail.	
	86,92,93	Change 3D3V_VGA_S0 to 3D3V_VGA.	
	93	Change 1D5V_VGA_S0 to 1D5V_VGA.	
	40,94	Change net -PWRSHUTDOWN to PURE_HW_SHUTDOWN#.	
	61	Change U6102.5 connecting to 5V_S5.	
2011/07/14	93	Remove LDE RD3552 and the 1D05V_VGA_PLL. Change net 1D05V_VGA_PLL to 1D05V_VGA.	
	83-87	Connect GPU core power named as "VGA_CORE", Connect 1D05V power named as"1D05V_VGA".	
	8	Remove R801 and PTC803 because of layout space reason.	
	46	Add PTC4603 (330UF BULK CAP).	
	45	Remove PTC4502 because of layout space reason.	
	42-44	Change CPU core power controller to ISL95838 because of layout requirement.	
2011/07/15	21,31	Reserve R3120,R3121 to select LAN power control by EC or PCH,change PCH GPIO14 as LAN_PWERON_PCH.	
	29	Add 10uF hook and DY on signal MIC_GPI.	
	27	Change EC pin16 from CAPSLOCK_LED# to PCIE_WAKE#.	
	28	Change Thermistor comparator power from VCCSM to 5V_S5.	
	85	Removed power supply to IFPx modules and add R8507-R8514 to pull down.	
	86	Removed power supply to DAC modules and add R8646 to pull down.let DAC I/O pins NC.	
	93	Add PC9336 0.22uF for DGPU power sequence adjustment.	
	84	Connect pin FB_CLAMP to GND, let pin FB_VREF NC.	
2011/07/16	28,86	Add pull up resistor R2819 net on net THERM_ALERT#.	
	69	Change TFFP1 type, remove pins for POA function.	
	86	Remove R8623-R8625.	
2011/07/17	18	Remove R1825 because of double pull down.	
2011/07/18	49	Change U4901 from GMT part to TI22922.	
	27	Change U2702 from GMT part to TPS3809,Remove R2710,R2713,R2718,R2724,R2726,R2741.	
	28,86	Connect GPU GPIO9 signal VIDEO_THERM_ALERT# to thermal sensor ALERT pin.	
	69	Update TFFP1 pin assignment.	
2011/07/19	45	Remove PR4517, Cahnge net 1.05VTT_PWRGD to 1D05VTT_PWRGD.	
	66	Change U6602,U6603 pin1 to SMB_DATA_WWAN,SMB_CLK_WWAN.	
	21,63,82	Change BLUETOOTH LED control from PCH to BLUETOOTH, Add R2108 as pull up of REQ2#.	
	5	Remove R511,R516 because of duplication.	
	26	Move R2602 from XDP_DBRESET# to PM_RSMRST#, and correct connection of PXDF1 pin 10,17,18.	
	18,22,27	Correct EC_SCI#,EC_SMI#,EC_SWI connection,leave only EC_SCI# from PCH to EC.	
	14,15	Add C1423,C1424,C1425,C1426,C1503,C1504,C1517,C1522 for VREF CA,VREF DQ power. Add 10uF caps C1427,C1523,C1524 on 0D75V_S0.	
	66	Add C6613,C6614,C6615,C6616 for msATA.	
	18	Change RN1802 as pull up SMB_CLK_PCH/SMBDATA_PCH	
	56	Remove connection of SATA_ODD_DA# and RN2102.	
2011/07/19	9	C934 pin2 change to GND	
	42	PR4230 pin1 and PR4229 pin1 change to 1D05V_VTT	
	13	Del 3D3V_PCIE_AOAC_PWR Plane	
	66	Change RN6601 pin1,2 net name to SMB_CLK_WWAN and SMB_DATA_WWAN	
	69	Del RN6901	
	77	Cut U7701 pin15	
	82	RJBD1 pin34 change to LED_BDC_ON	
	93	Change net name to 1D05V_VGA_EN	
2011/07/20	17	PCH_JTAG_TDI keep PU to follow LKN4	
	93	PR9335 pin2 change to 1D5V_ENABLE,R9326 change to SWG,R9327 change to DY to adjust GPU power up sequence.	
	43,44	Add PC4312, PC4313, PC4314 for EMI	


BOM1

緯創資通		Wistron Corporation	
21F, 8F, Sec. 1, Hsin Tai Wu Rd., Hsichia,		Taippei Hsien 221, Taiwan, R.O.C.	
Change History			
File	Document Number		Rev
Size	CD1 DIS		SC
Date	Tuesday, December 13, 2011		Sheet 88 of 102


Chief River Platform Power Sequence

(AC mode)

red word: KBC GPIO






NVIDIA



(DC mode)


red word: KBC GPIO






BOM1


PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



BOM1

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Thermal/Audio Block Diagram		
Size A3	Document Number CD1 DIS	Rev SC
Date: Tuesday, December 13, 2011		Sheet 102 of 102