

ZZZ1
LA5971P LS5971P

ZZZ3
LA5971P
DAZ@

ZZZ4
LS5971P
DAZ@



Compal Confidential

NAWA1 Schematics Document

AMD Tigris: Caspian Processor with RS880M/SB710/Park-S3 & M93-S3



2009-11-26

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page		
				Size B	Document Number	Rev
				Date:	Thursday, December 10, 2009	Sheet 1 of 49






Security Classification	Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	AMD CPU S1G3 HT I/F
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom LA-5971P Date: Thursday, December 10, 2009
				Document Number LA-5971P Sheet 4 of 49 Rev 1.0

VDD (+CPU_CORE) decoupling.



VDDIO decoupling.



Security Classification	Compal Secret Data			Title		
Issued Date	2008/10/06	Deciphered Date	2009/10/06	AMD CPU S1G3 PWR & GND		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-5971P	1.0
				Date:	Thursday, December 10, 2009	Sheet 7 of 49

(14) PCIE GTX_C_MRX_P[0..15] ↔ PCIE GTX_C_MRX_P[0..15]
 (14) PCIE GTX_C_MRX_N[0..15] ↔ PCIE GTX_C_MRX_N[0..15]

PCIE_MTX_C_GRX_P[0..15] ↔ PCIE_MTX_C_GRX_P[0..15] (14)
 PCIE_MTX_C_GRX_N[0..15] ↔ PCIE_MTX_C_GRX_N[0..15] (14)

PCIE GTX_C_MRX_P0 D4
 PCIE GTX_C_MRX_N0 C4
 PCIE GTX_C_MRX_P1 A4
 PCIE GTX_C_MRX_N1 B3
 PCIE GTX_C_MRX_P2 C2
 PCIE GTX_C_MRX_N2 E1
 PCIE GTX_C_MRX_P3 C1
 PCIE GTX_C_MRX_N3 F5
 PCIE GTX_C_MRX_P4 G5
 PCIE GTX_C_MRX_N4 G6
 PCIE GTX_C_MRX_P5 H5
 PCIE GTX_C_MRX_N5 H6
 PCIE GTX_C_MRX_P6 J6
 PCIE GTX_C_MRX_N6 J5
 PCIE GTX_C_MRX_P7 J7
 PCIE GTX_C_MRX_N7 J8
 PCIE GTX_C_MRX_P8 L5
 PCIE GTX_C_MRX_N8 L6
 PCIE GTX_C_MRX_P9 M8
 PCIE GTX_C_MRX_N9 L8
 PCIE GTX_C_MRX_P10 P7
 PCIE GTX_C_MRX_N10 M7
 PCIE GTX_C_MRX_P11 P5
 PCIE GTX_C_MRX_N11 M5
 PCIE GTX_C_MRX_P12 B8
 PCIE GTX_C_MRX_N12 P8
 PCIE GTX_C_MRX_P13 B6
 PCIE GTX_C_MRX_N13 M6
 PCIE GTX_C_MRX_P14 P4
 PCIE GTX_C_MRX_N14 P3
 PCIE GTX_C_MRX_P15 T4
 PCIE GTX_C_MRX_N15 T3

PART 2 OF 6

PCIE I/F GFX

GFX_TX0P A5 PCIE_MTX_C_GRX_P0 C358 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P0
 GFX_TX0N B5 PCIE_MTX_C_GRX_N0 C646 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N0
 GFX_TX1P B4 PCIE_MTX_C_GRX_P1 C648 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P1
 GFX_TX1N C3 PCIE_MTX_C_GRX_N1 C651 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N1
 GFX_TX2P B2 PCIE_MTX_C_GRX_P2 C650 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P2
 GFX_TX2N D1 PCIE_MTX_C_GRX_N2 C653 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N2
 GFX_TX3P D2 PCIE_MTX_C_GRX_P3 C652 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P3
 GFX_TX3N E2 PCIE_MTX_C_GRX_N3 C366 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N3
 GFX_TX4P E1 PCIE_MTX_C_GRX_P4 C356 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P4
 GFX_TX4N F4 PCIE_MTX_C_GRX_N4 C361 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N4
 GFX_TX5P F3 PCIE_MTX_C_GRX_P5 C657 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P5
 GFX_TX5N F1 PCIE_MTX_C_GRX_N5 C658 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N5
 GFX_TX6P F2 PCIE_MTX_C_GRX_P6 C365 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P6
 GFX_TX6N H4 PCIE_MTX_C_GRX_N6 C649 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N6
 GFX_TX7P H3 PCIE_MTX_C_GRX_P7 C641 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P7
 GFX_TX7N H1 PCIE_MTX_C_GRX_N7 C638 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N7
 GFX_TX8P H2 PCIE_MTX_C_GRX_P8 C636 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P8
 GFX_TX8N J2 PCIE_MTX_C_GRX_N8 C637 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N8
 GFX_TX9P J1 PCIE_MTX_C_GRX_P9 C635 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P9
 GFX_TX9N K4 PCIE_MTX_C_GRX_N9 C634 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N9
 GFX_TX10P K3 PCIE_MTX_C_GRX_P10 C632 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P10
 GFX_TX10N K1 PCIE_MTX_C_GRX_N10 C631 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N10
 GFX_TX11P K2 PCIE_MTX_C_GRX_P11 C360 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P11
 GFX_TX11N M4 PCIE_MTX_C_GRX_N11 C629 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N11
 GFX_TX12P M3 PCIE_MTX_C_GRX_P12 C627 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P12
 GFX_TX12N M1 PCIE_MTX_C_GRX_N12 C363 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N12
 GFX_TX13P M2 PCIE_MTX_C_GRX_P13 C623 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P13
 GFX_TX13N N2 PCIE_MTX_C_GRX_N13 C359 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N13
 GFX_TX14P N1 PCIE_MTX_C_GRX_P14 C624 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P14
 GFX_TX14N P1 PCIE_MTX_C_GRX_N14 C621 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_N14
 GFX_TX15P P2 PCIE_MTX_C_GRX_P15 C361 1 2 VGA@0.1U_0402_10V7K PCIE_MTX_C_GRX_P15
 GFX_TX15N

AE3 × GPP_RX0P
 AD4 × GPP_RX0N
 AE2 × GPP_RX1P
 AD1 × GPP_RX1N
 AD2 × GPP_RX2P
 V6 × GPP_RX2N
 U5 × GPP_RX3P
 U6 × GPP_RX3N
 U8 × GPP_RX4P
 U7 × GPP_RX4N
 U7 × GPP_RX5P
 U7 × GPP_RX5N

PCIE I/F GPP

AC1 × WLAN@
 AC2 × WLAN@
 AB3 PCIE_ITX_PRX_P1 C614 1 2 0.1U_0402_10V7K PCIE_ITX_C_PRX_P1 (31)
 AB3 PCIE_ITX_PRX_N1 C362 1 2 0.1U_0402_10V7K PCIE_ITX_C_PRX_N1 (31)
 AA2 PCIE_ITX_PRX_P2 C357 1 2 0.1U_0402_10V7K PCIE_ITX_C_PRX_P2 (30)
 AA1 PCIE_ITX_PRX_N2 C618 1 2 0.1U_0402_10V7K PCIE_ITX_C_PRX_N2 (30)
 Y1 ×
 Y2 ×
 Y4 PCIE_ITX_PRX_P4 C964 1 2 0.1U_0402_10V7K PCIE_ITX_C_PRX_P4 (31)
 Y3 PCIE_ITX_PRX_N4 C965 1 2 0.1U_0402_10V7K PCIE_ITX_C_PRX_N4 (31)
 Y1 ×
 Y2 ×

WLAN
 LAN

New Card (4) H_CADOP[0..15] ↔ H_CADOP[0..15]
 (4) H_CADON[0..15] ↔ H_CADON[0..15]
 (4) H_CADIP[0..15] ↔ H_CADIP[0..15]
 (4) H_CADIN[0..15] ↔ H_CADIN[0..15]

SB_RX0P AA8
 SB_RX0N Y8
 SB_RX1P AA7
 SB_RX1N Y7
 SB_RX2P AA5
 SB_RX2N AA6
 SB_RX3P W5
 SB_RX3N Y6

PCIE I/F SB

AD7 SB_TX0P_C C352 1 2 0.1U_0402_10V7K SB_TX0P (23)
 AE7 SB_TX0N_C C609 1 2 0.1U_0402_10V7K SB_TX0N (23)
 AE6 SB_TX1P_C C38 1 2 0.1U_0402_10V7K SB_TX1P (23)
 AD8 SB_TX1N_C C33 1 2 0.1U_0402_10V7K SB_TX1N (23)
 AB6 SB_TX2P_C C37 1 2 0.1U_0402_10V7K SB_TX2P (23)
 AC6 SB_TX2N_C C32 1 2 0.1U_0402_10V7K SB_TX2N (23)
 AD5 SB_TX3P_C C610 1 2 0.1U_0402_10V7K SB_TX3P (23)
 AE5 SB_TX3N_C C616 1 2 0.1U_0402_10V7K SB_TX3N (23)

AC8 R32 1 2 1.27K 0402 1%
 AB8 R267 1 2 2K 0402 1% +1.1VS

RS880M_FCBGA528

RS780M Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1



H_CADOP0 Y25
 H_CADON0 Y24
 H_CADIP1 Y22
 H_CADON1 Y23
 H_CADOP2 Y25
 H_CADON2 Y24
 H_CADOP3 U24
 H_CADON3 U25
 H_CADOP4 Y25
 H_CADON4 T24
 H_CADOP5 P22
 H_CADON5 P22
 H_CADOP6 P25
 H_CADON6 P24
 H_CADOP7 N24
 H_CADON7 N25
 H_CADOP8 AC24
 H_CADON8 AC25
 H_CADOP9 AB25
 H_CADON9 AB24
 H_CADOP10 AA24
 H_CADON10 AA25
 H_CADOP11 Y22
 H_CADON11 Y22
 H_CADOP12 W21
 H_CADON12 W20
 H_CADOP13 V21
 H_CADON13 V21
 H_CADOP14 U20
 H_CADON14 U21
 H_CADOP15 U19
 H_CADON15 U18

PART 1 OF 6

HYPER TRANSPORT CPU I/F



D24 H_CADIP0
 D25 H_CADIP0
 E24 H_CADIP1
 E25 H_CADIP1
 F24 H_CADIP2
 F25 H_CADIP2
 G22 H_CADIP3
 G23 H_CADIP3
 H23 H_CADIP4
 H22 H_CADIP4
 J25 H_CADIP5
 J24 H_CADIP5
 K24 H_CADIP6
 K25 H_CADIP6
 K23 H_CADIP7
 K22 H_CADIP7
 F21 H_CADIP8
 G21 H_CADIP8
 G20 H_CADIP9
 H21 H_CADIP9
 J20 H_CADIP10
 J21 H_CADIP10
 J18 H_CADIP11
 J19 H_CADIP11
 J18 H_CADIP12
 J19 H_CADIP12
 M19 H_CADIP13
 L18 H_CADIP13
 M21 H_CADIP14
 M19 H_CADIP14
 P18 H_CADIP15
 M18 H_CADIP15

(4) H_CLKOP0 T22
 (4) H_CLKON0 T23
 (4) H_CLKOP1 AA23
 (4) H_CLKON1 AA22
 (4) H_CTLOP0 M22
 (4) H_CTLON0 M23
 (4) H_CTLOP1 R21
 (4) H_CTLON1 R20
 (4) HT_RXCLKOP T22
 (4) HT_RXCLKON T23
 (4) HT_RXCLKIP1 AA23
 (4) HT_RXCLKIN1 AA22
 (4) HT_RXCTL0P M22
 (4) HT_RXCTLON M23
 (4) HT_RXCTLIP1 R21
 (4) HT_RXCTLIN1 R20
 (4) HT_RXCALP C23
 (4) HT_RXCALN A24
 (4) HT_TXCLKOP H24
 (4) HT_TXCLKON H25
 (4) HT_TXCLKIP1 L21
 (4) HT_TXCLKIN1 L20
 (4) HT_TXCTL0P M24
 (4) HT_TXCTLON M25
 (4) HT_TXCTLIP1 P19
 (4) HT_TXCTLIN1 P18
 (4) HT_RXCALP B24
 (4) HT_RXCALN B25






SA00002DR30 S IC 216-0674026 A13 RS780M FCBGA 0FA
 SA000032T10 S IC 216-0752001 A11 RS880M FCBGA528 0FA

For RS780M A13
 RED: Connected to GND through two separate 140ohm 1% resistor




POWER_SEL	
HIGH	1.0V
LOW	1.1V



Security Classification	Compal Secret Data	
Issued Date	2008/10/06	Deciphered Date
		2009/10/06

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
RS880 VEDIO/CLK GEN		
Title	Document Number	Rev
	LA-5971P	1.0
Date:	Thursday, December 10, 2009	Sheet 11 of 49



FOR Version A11 pop 1.35VS A12 use 1.2V_HT

PART 6/6

GROUND

PAR 4 OF 6


SBD_MEM/DVO_I/F

A25	VSSAHT1	VSSAPCIE1	A2
D23	VSSAHT2	VSSAPCIE2	B1
E22	VSSAHT3	VSSAPCIE3	D3
G24	VSSAHT4	VSSAPCIE4	D5
G25	VSSAHT5	VSSAPCIE5	G1
H19	VSSAHT6	VSSAPCIE6	G2
J22	VSSAHT7	VSSAPCIE7	G4
L17	VSSAHT8	VSSAPCIE8	H1
L22	VSSAHT9	VSSAPCIE9	J4
L24	VSSAHT10	VSSAPCIE10	J7
L25	VSSAHT11	VSSAPCIE11	R7
M20	VSSAHT12	VSSAPCIE12	L1
M22	VSSAHT13	VSSAPCIE13	L2
P20	VSSAHT14	VSSAPCIE14	L4
R19	VSSAHT15	VSSAPCIE15	L7
R22	VSSAHT16	VSSAPCIE16	M6
R24	VSSAHT17	VSSAPCIE17	N4
R25	VSSAHT18	VSSAPCIE18	P4
H20	VSSAHT19	VSSAPCIE19	R1
U22	VSSAHT20	VSSAPCIE20	R2
H18	VSSAHT21	VSSAPCIE21	R4
W22	VSSAHT22	VSSAPCIE22	R7
W24	VSSAHT23	VSSAPCIE23	U4
W25	VSSAHT24	VSSAPCIE24	VR
Y21	VSSAHT25	VSSAPCIE25	VR
AD25	VSSAHT26	VSSAPCIE26	W2
	VSSAHT27	VSSAPCIE27	W4
	VSSAHT28	VSSAPCIE28	W4
	VSSAHT29	VSSAPCIE29	W7
L12	VSS11	VSSAPCIE30	W7
M14	VSS12	VSSAPCIE31	W8
N13	VSS13	VSSAPCIE32	Y6
P15	VSS14	VSSAPCIE33	AA4
R14	VSS15	VSSAPCIE34	AB5
T12	VSS16	VSSAPCIE35	AB7
T12	VSS17	VSSAPCIE36	AC3
U11	VSS18	VSSAPCIE37	AC4
U14	VSS19	VSSAPCIE38	AE1
U11	VSS20	VSSAPCIE39	AE4
V12	VSS21	VSSAPCIE40	AB2
VSS22	VSS22		
W11	VSS23		
W15	VSS24		
AC12	VSS25		
AA14	VSS26	VSS1	AE14
Y18	VSS27	VSS2	D11
VSS28	VSS28	VSS3	G8
AB11	VSS29	VSS4	E14
AB17	VSS30	VSS5	E15
AB19	VSS31	VSS6	J15
AE20	VSS32	VSS7	J12
AB21	VSS33	VSS8	K14
K11	VSS34	VSS9	M11
		VSS10	L15

>AB12	MEM_A0(NC)	MEM_D0/DVO_VSYNC(NC)	AA18	X
>AE16	MEM_A1(NC)	MEM_D01/DVO_HSYNC(NC)	AA20	X
>Y11	MEM_A2(NC)	MEM_D02/DVO_DE(NC)	AA19	X
>AE15	MEM_A3(NC)	MEM_D03/DVO_D0(NC)	Y18	X
>AA12	MEM_A4(NC)	MEM_D04(NC)	V17	X
>AB16	MEM_A5(NC)	MEM_D05/DVO_D1(NC)	AA17	X
>AB14	MEM_A6(NC)	MEM_D06/DVO_D2(NC)	AA15	X
>AD14	MEM_A7(NC)	MEM_D07/DVO_D4(NC)	Y15	X
>AD13	MEM_A8(NC)	MEM_D08/DVO_D3(NC)	AC20	X
>AD15	MEM_A9(NC)	MEM_D09/DVO_D5(NC)	AD19	X
>AC16	MEM_A10(NC)	MEM_D010/DVO_D6(NC)	AE23	X
>AE13	MEM_A11(NC)	MEM_D011/DVO_D7(NC)	AC18	X
>AC14	MEM_A12(NC)	MEM_D012(NC)	AE20	X
>Y14	MEM_A13(NC)	MEM_DQ13/DVO_D9(NC)	AD23	X
		MEM_D014/DVO_D10(NC)	AC22	X
>AD16	MEM_BA0(NC)	MEM_D015/DVO_D11(NC)	AD21	X
>AE17	MEM_BA1(NC)			
>AD17	MEM_BA2(NC)	MEM_DQS0P/DVO_IDCKP(NC)	Y17	X
		MEM_DQS0N/DVO_IDCKN(NC)	LW13	X
>W12	MEM_RASb(NC)	MEM_DQS1P(NC)	AD20	X
>Y12	MEM_CASb(NC)	MEM_DQS1N(NC)	AE21	X
>AD18	MEM_WEb(NC)	MEM_DM0(NC)	LW17	X
>AB13	MEM_CSb(NC)	MEM_DM1/DVO_D8(NC)	AE19	X
>AB18	MEM_CKE(NC)			
>Y14	MEM_ODT(NC)			
>Y15	MEM_CKP(NC)	IOPLLVD18(NC)	AE23	X
>W14	MEM_CKN(NC)	IOPLLVD(NC)	AE24	X
		IOPLLVS(NC)	AD23	X
>AE12	MEM_COMP(NC)	MEM_VREF(NC)	AE18	X
>AD12	MEM_COMPN(NC)			


15mA
 26mA
 +1.8VS=W/S=20/10mil For Memory PLL power
 +1.1VS=W/S=20/10mil For Memory PLL power

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	RS800 PWR/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Thursday, December 10, 2009	Sheet 12 of 49
Custom	LA-5971P				Rev 1.0




DFT_GPIO5:STRAP_DEBUG_BUS_GPIO_ENABLEb

Enables the Test Debug Bus using GPIO. (VSYNC)
 1 : Disable (RS880M)
 0 : Enable (RS880M)



DFT_GPIO1:LOAD_EEPROM_STRAPS


Selects Loading of STRAPS from EPROM
 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
 RS740/RX780: DFT_GPIO1 RS780:SUS_STAT



RS780 use HSYNC to enable SIDE PORT

RS740/RS780: Enables Side port memory (RS780 use HSYNC#)
 0 : Enable (RS880M)
 1 : Disable(RS880M)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-5971P
				Date:	Thursday, December 10, 2009
				Sheet	13 of 49
				Rev	1.0




(10) PCIE GTX C MRX P[0..15] PCIE GTX C MRX P[0..15]

(10) PCIE GTX C MRX N[0..15] PCIE GTX C MRX N[0..15]

(10) PCIE_MTX_C GRX P[0..15] PCIE_MTX_C GRX P[0..15]

(10) PCIE_MTX_C GRX N[0..15] PCIE_MTX_C GRX N[0..15]

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title	PARK-S3 PCIE/LVDS
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>					
Size B	Document Number			Rev	1.0
Date:	Thursday, December 10, 2009		Sheet	14	of 49



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET



STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	PCIe FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED	0
BIF_GEN2_EN_A	GPIO2	PCIe GNE2 ENABLED	0
BIF_VGA_DIS	GPIO8	VGA ENABLED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
BIF_VGA_DIS	GPIO21	VGA ENABLED	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	001
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
	H2SYNC		0
	GENERICC		0
AUD[1]	HSYNC	AUD[1] AUDIO[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	11
AUD[0]	VSYNC		

AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET



STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
H2SYNC	GENERICC		
GPIO21_BB_EN			

PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET





Security Classification	2008/10/06	Compal Secret Data	2009/10/06	Compal Electronics, Inc.
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-5971P Date: Thursday, December 10, 2009 Sheet 15 of 49

08/11
Spread Spectrum For EMI





	M93-S3	PARK-S3
R330	NC	240
R130	NC	0/short
R312	240	150
R331	NC	240
	M93-S3	PARK-S3
R485	4.7K	51.1
R486	4.7K	51.1
C311	0/short	0.1uF
C312	0/short	0.1uF




Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
Hynix H5TQ1G63BFR-12C	1	0	0
Samsung K4W1G1646E-HC12	0	1	0

	M93-S3	PARK-S3
R306	NA	10K
R579	0/short	680
R320	2.2K	NA
C287	2.2nF	68pF




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title PARK-S3 MEM Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-5971P
				Date: Thursday, December 10, 2009	Rev 1.0
				Sheet 16	of 49

DPE_VDD10 Park-S3: TMDS/DP=110mA@1.0V : LVDS=120mA@1.0V
 DPV_VDD10 M9X-S2/S3: TMDS/DP=170mA@1.1V LVDS=100mA@1.1V






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PARK-S3 DPX Power	
Size	Document Number			Rev	
B	LA-5971P			1.0	
Date:	Thursday, December 10, 2009	Sheet	17	of 49	





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	PARK-S3 Power			
Size	Document Number	Rev	1.0	
C	LA-5971P			
Date:	Thursday, December 10, 2009	Sheet	18	of 49

- (16) M_DA[63..0] M_DA[0..63]
- (16) M_MA[13..0] M_MA[13..0]
- (16) M_DQM[7..0] M_DQM[7..0]
- (16) M_DQS[7..0] M_DQS[7..0]
- (16) M_DQS# [7..0] M_DQS# [7..0]



Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2009/10/06		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Title	PARK-S3 DDR3 VRAM			Rev	1.0
Size	Document Number	LA-5971P		Date	Thursday, December 10, 2009
Sheet		19		of 49	





Routing the trace at least 10mil

NEW CARD
Mini Card1

CLK_NB_14.318M	
RS780	1.1V 158R/90.0R


For Tigris



SEL_HTT66	1	single-ended 66MHz HTT output
	0*	differential 100MHz HTT output
SEL_SATA	1	NON SPREAD 100M SATA SRC6 output
	0*	SPREAD 100M SATA SRC6 output

27M_SEL	1*	NON SPREAD 27M and SPREAD 27M output
	0	differential spread SRC 7 output


ICS 9LPRS488



1st (SILEGO) : SA00001Z310 S IC SLG8SP626VTR QFN 72P CLK GEN
 2nd (ICS) : SA000023H10 S IC ICS9LPRS488CLKFT MLF 72P CLK GEN

remove C508 & C528 at 8/12

1U CLOSE PIN 69













NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF('N/OUT')
GPP_REFCLK	NC	100M DIFF	NC
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2009/10/06
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.			
Clock generator			
Title	Size	Document Number	Rev
	Custom	LA-5971P	1.0
Date:	Thursday, December 10, 2009	Sheet	20 of 49

LCD POWER CIRCUIT




Security Classification		Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS Connector	
Size	B	Document Number	LA-5971P		Rev
Date: Thursday, December 10, 2009		Sheet		21	of 49


CRT CONNECTOR







Place closed to chipset



Security Classification		Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	CRT Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-5971P
				Date: Thursday, December 10, 2009	Sheet 22 of 49




PCIE_CALRP=W/S=4/8 (55ohm impedance), <1"
 PCIE_CALRN=W/S=4/8 (55ohm impedance), <1"



SA00001S570 S IC 218S7EBLA12FG SB700 BGA 528P SB 0FA
 SA000030740 S IC 218-0660017 A14 SB710 FCBGA HF 0FA

Security Classification		Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	SB710-PCIE/PCI/ACPI/LPC/RTC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
Custom	LA-5971P	1.0	Date:	Thursday, December 10, 2009	Sheet 23 of 49








21857/EAL11FG_BGA528_SB700

Security Classification	Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	SB710 USB/HD audio
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Thursday, December 10, 2009 Sheet 24 of 49
Size Custom Document Number LA-5971P			Rev 1.0	Thursday, December 10, 2009 Sheet 24 of 49


Compal Electronics, Inc.

SB710 USB/HD audio

LA-5971P
Rev 1.0



Port Number	Pri/SEC,Mas/Slave assignment	SATA drive controlled by
Port 0	Primary master	SATA controller
Port 1	Secondary master	SATA controller
Port 2	Primary slave	SATA controller
Port 3	Secondary slave	SATA controller
Port 4	Primary (Secondary) master	PATA controller
Port 5	Primary (Secondary) slave	PATA controller




Security Classification	Compal Secret Data		Title	SB710 power/GND	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Custom	LA-5971P	Rev 1.0
			Date:	Thursday, December 10, 2009	Sheet 26 of 49

REQUIRED STRAPS

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK


	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0 CLK_PCI_EC	LPC_CLK1	RTC_CLK	AZ_RST_CD#	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	INTERNAL RTC DEFAULT	EC ENABLED	Internal pull up H,H = Reserved H,L = SPI ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT	L,H = LPC ROM (Default L,NC) L,L = FWH ROM	



DEBUG STRAPS



SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	





Security Classification	Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Compal Electronics, Inc. SB710 STRAPS	
Size	Document Number	Rev	Date	
Custom	LA-5971P	1.0	Thursday, December 10, 2009	
			Sheet	27 of 49


SATA ODD Conn.



SATA HDD Conn.





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title		
				HDD & ODD Connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-5971P	Rev 1.0
				Date: Thursday, December 10, 2009	Sheet 28	of 49








add at 8/11
EMI reserved
Close to U7
R651 22_0402_5%
C963 33P_0402_50V8K





Card reader(XD/SD/MMC/MS/MS-Pro HD SD)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title	RTS5138 Card Reader
Size	Document Number	Rev	LA-5971P 1.0	
Date:	Thursday, December 10, 2009	Sheet	29	of 49



If overclocking, R157, L18 stuffed and R158 removed.
If not overclocking, R158, L18 suffed and R157 removed.
AR8131:L18=0ohm (more power saving mode)





RJ45 CONN



Security Classification	Compal Secret Data		Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Atheros AR8132 & LAN CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C
Document Number LA-5971P				Rev 1.0
Date:	Thursday, December 16, 2009	Sheet	30	of 49

For Wireless LAN





change pin define for new symbol (JP22) on C test

Reserve for SW mini-pcie debug card. Series resistors closed to KBC side.





LPC_FRAME#_R	R974	1	2	0.0402 5%	LPC_FRAME#	(23,33)
LPC_AD3_R	R975	1	2	0.0402 5%	LPC_AD3	(23,33)
LPC_AD2_R	R976	1	2	0.0402 5%	LPC_AD2	(23,33)
LPC_AD1_R	R977	1	2	0.0402 5%	LPC_AD1	(23,33)
LPC_ADD0_R	R978	1	2	0.0402 5%	LPC_ADD0	(23,33)
CLK_PCI_DB					CLK_PCI_DB	(23)

Mini Card Power Rating


Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)



CMOS Camera Conn




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	BlueTooth / Int USB x2 /eSATA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number	Rev
			B	LA-5971P	1.0
			Date:	Thursday, December 10, 2009	Sheet 32 of 49





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/04/23	Deciphered Date	2009/05	Title		
				BIOS & EC I/O Port		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAID DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
Customer						1.0
Date	Thursday, December 10, 2009	Sheet	33	of 49		


BIOS(SYS / EC / VGA)




INT_KBD Conn.



Kill Switch





Lid Switch





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BIOS, I/O Port & K/B Connector	
Size	Document Number			Rev	
B	LA-5971P			1.0	
Date:	Thursday, December 10, 2009	Sheet	34	of 49	

Power Button


ON/OFF switch



Switch Board Conn.



LED Green








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power BTN/LED	
Size B	Document Number	LA-5971P		Rev	1.0
Date: Thursday, December 10, 2009				Sheet	35 of 49

CX20671
High Definition Audio Codec SoC
With Integrated Class-D Stereo
Amplifier.

An integrated 5 V to 3.3 V Low-dropout
voltage regulator (LDO).

An integrated 3.3 V to 1.8V Low-dropout
voltage regulator (LDO).






Port C
Port A
Sense resistors must be connected same power that is used for VAUX_3.3


EAPD active low
0=power down ex AMP
1=power up ex AMP

add at 8/12




wide 20MIL



Audio Jack





Audio Jack




Security Classification	Compal Secret Data	2009/10/06	Compal Electronics, Inc.
Issued Date	2008/10/06	Deciphered Date	2009/10/06
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title HD Audio Codec ALC888S-VC
Size C	Document Number LA-5971P	Rev 1.0	Date: Thursday, December 10, 2009 Sheet 36 of 49

FAN1 Conn




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN & Screw Hole Document Number LA-5971P
Size	B	Date:	Thursday, December 10, 2009	Sheet 37 of 49
Rev	1.0			


+5VALW TO +5VS








+1.2VALW TO +1.2V_HT



+3VALW TO +3VS




+1.8V to +1.8VS



Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2009/10/06
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.			
Title DC Interface			
Size B	Document Number LA-5971P	Rev 1.0	
Date:	Thursday, December 10, 2009	Sheet	38 of 49

DC030006J00



© 4602-Q04C-09R 4P P2.5 JDCIN


Vin Detector		
Min.	typ.	Max.
L-->H 17.430V	17.901V	18.384V
H-->L 16.976V	17.262V	17.728V



3.3V

VIN

BATT+




RTCVREF

3.3V


ACIN

Precharge detector		
Min.	typ.	Max.
L-->H 14.991V	15.381V	15.782V
H-->L 13.860V	14.247V	14.621V




BATT ONLY

Precharge detector		
Min.	typ.	Max.
L-->H 7.196V	7.349V	7.505V
H-->L 6.138V	6.214V	6.056V




(40,42) MAINPWON
(41) ACON




RTC Battery

Security Classification	Compal Secret Data	
Issued Date	2009/01/06	Deciphered Date
		2010/01/06
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		


Compal Electronics, Inc.		
Title DCIN & DETECTOR		
Size Custom	Document Number	Rev 1.0
Date: Thursday, December 10, 2009	Sheet 39	of 49



PH1 under CPU botten side :
 CPU thermal protection at 92 degree C
 Recovery at 56 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BATTERY CONN / OTP	
Size	Document Number			Rev	
Date:	Thursday, December 10, 2009	Sheet	40	of	49
					1.0



CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V

CC=0.25A-3A
 IREF=1.016*Icharge
 IREF=0.254V-3.048V
 VCHLIM need over 95mV

UMA CP mode
 $Va_{lim}=2.39 \times (1.4K + 13.7K) = 0.2376V$
 $input = (1/0.02) \times ((0.05 \times Va_{lim}) / 2.39 + 0.05)$
 where $Va_{lim} = 0.2376V$, $input = 2.75A$

DIS CP mode
 $Va_{lim}=2.39 \times (3.9K + (3.9K + 16.9K)) = 0.478V$
 $input = (1/0.015) \times ((0.05 \times Va_{lim}) / 2.39 + 0.05)$
 where $Va_{lim} = 0.478V$, $input = 4A$

LI-3S : 13.5V --- BATT-OVP = 1.5012V
 $BATT-OVP = 0.1112 \times VMB$
 Per cell = 3.5V

CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V


CC=0.25A-3A
 IREF=1.016*Icharge
 IREF=0.254V-3.048V
 VCHLIM need over 95mV

UMA CP mode
 $Va_{lim}=2.39 \times (1.4K + 13.7K) = 0.2376V$
 $input = (1/0.02) \times ((0.05 \times Va_{lim}) / 2.39 + 0.05)$
 where $Va_{lim} = 0.2376V$, $input = 2.75A$


DIS CP mode
 $Va_{lim}=2.39 \times (3.9K + (3.9K + 16.9K)) = 0.478V$
 $input = (1/0.015) \times ((0.05 \times Va_{lim}) / 2.39 + 0.05)$
 where $Va_{lim} = 0.478V$, $input = 4A$

LI-3S : 13.5V --- BATT-OVP = 1.5012V
 $BATT-OVP = 0.1112 \times VMB$
 Per cell = 3.5V


Security Classification	Compal Secret Data		Title	
Issued Date	2007/6/22	Deciphered Date	2008/6/22	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				Rev
				1.0
Date: Thursday, December 10, 2009		Sheet 41 of 49		



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				3VALW/5VALW
Size	Document Number	Rev		
Custom		1.0		
Date:	Thursday, December 10, 2009	Sheet	42	of 49




Security Classification		Compal Secret Data		Title	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	1.2V/1.8V/0.9V	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number				Rev
Date: Thursday, December 10, 2009	Sheet 43 of 49				1.0








M93
VGA_PWRSEL Core Voltage Level
0 1.2 V
1 0.95 V


	POWER_SEL
HIGH	1.0V
LOW	1.1V



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+NB_CORE	
Size	Document Number			Rev	1.0
Date:	Thursday, December 10, 2009	Sheet	45	of	49



	Part	M93
VGA_PCIE	1.0V	1.1 V
PR811	4.53K	3K



+VDDNB
 Design Current: 2.8A
 Max current: 4A
 OCP_min:5A

+CPU_CORE_0
 Design Current: 12.6A
 Max current: 18A
 OCP_min:24A

+CPU_CORE_1
 Design Current: 12.6A
 Max current: 18A
 OCP_min:24A

Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/01/06	Deciphered Date	2010/01/06	Title	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
Date:	Thursday, December 10, 2009	ISheet	47	of	49

Version change list (P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1	Adjust power sequence for VGA_PCIE by HW request	P46	PR831=15K	2009.10.27	EVT
2	Change PC108 from 1000pF to 0.068uF for issue solution	P39	PC108=0.068uF	2009.11.17	PVT
3	Add snubber R & C and modify boost resistor for 1.8VP	P43	PR512=2.2 ohm;PR513=4.7 ohm;PC524=820pF	2009.11.17	PVT
4	Adjust power sequence	P45	PR701=34.8K,PC701=0.1uF Un-pop PR520,PQ505	2009.12.03	PVT
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2009/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
Size	Document Number	Rev		1.0	
Custom	LA-5971P				
Date:	Thursday, December 10, 2009	Sheet	48	of	49

1. change component AP2301GN to AO3413
2. remove R521, R517, R520 and R518, and reserve U49 , U50, R995, R996, R997 and R998 for experiment Vari-bright function.
3. U6.18 add a pull up resistor R1001 and pull down resistor R1002 for check ENE KB926 version.
4. reserve R999 and R1000 for Vari-bright test.
5. add J8, C1031, C1032, C1033, C1034, C1035, C1036, C1037, C1038 and C1039 for EMI request.
6. Change R583, R584, R585 and R586 Bead from SM010018110 to SM010022410.
7. reserve R1003 for EMI request.
8. Change C633, C640, C662, C948, C660 and C639 to 10pF for EMI rquest.

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title HW PIR		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-5971P	Rev 1.0
				Date	Thursday, December 10, 2009	Sheet