

For Discharge

55.4KZ01.S18G S19G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**

Size A3	Document Number	Rev
	LA470	-1
Date: Thursday, November 04, 2010	Sheet 1 of	103

UMA & Optimus Schematics Document

Sandy Bridge

Intel PCH

2010-10-27

REV : -1

DY :None Installed
UMA:UMA platform installed
OPS:Optimus

55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

LA470


Rev

-1

Date: Thursday, November 04, 2010

Sheet 1 of 103

Block Diagram (UMA/Optimus co-lay)



Project code : 91.4KZ01.001
 PCB P/N : 48.4KZ01.011
 Revision : 10250-1

SYSTEM DC/DC RT8208A 48		CPU DC/DC NCP6131 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	0D85V_S0	DCBATOUT	VCC_CORE
SYSTEM DC/DC TPS51218 45		SYSTEM DC/DC TPS51123 41	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT	DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
SYSTEM DC/DC TPS51218 46		SYSTEM DC/DC NCP5911 44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D5V_S3	DCBATOUT	VCC GFXCORE
SYSTEM DC/DC NCP5911 44		VGA RT8208A 92	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VGA_CORE	DCBATOUT	VGA_CORE
TI CHARGER BQ24745 40		SYSTEM DC/DC RT8015B 47	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT	3D3V_S5	1D8V_S0
SYSTEM DC/DC RT8015B 47		SYSTEM DC/DC G9091-180T11U 24,93	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
3D3V_S5	1D5V_S5	3D3V_S0	1D8V_VGA_S0
LDO RT9026 46		PCB LAYER	
INPUTS	OUTPUTS	L1:Top	L5:VCC
5V_S5	0D75V_S0	L2:GND	L6:Signal
PCB LAYER		L3:Signal	L7:GND
		L4:Signal	L8:Signal

55.4KZ01.S18G S19G

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

File: **Block Diagram**

Size A3 Document Number **LA470** Rev **-1**

Date: Thursday, November 04, 2010 Sheet 2 of 103

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Leave floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Onboard LAN
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	

POWER PLANE	VOLTAGE	Voltage Rails		DESCRIPTION
		ACTIVE IN		
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_SFPCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0		CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3		
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states		AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN		Legacy WOL
3D3V_AUX_KBC	3.3V	DSW_Sx		ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx		Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses	Ref Des	HURON RIVER ORB		
		Address	Hex	Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP				SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI				PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

55.4K201.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Table of Content

Size A3 Document Number **LA470** Rev **-1**

Date: Thursday, November 04, 2010 Sheet 3 of 103


Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

Note:
EDP_ICOMPO and EDP_COMPIO should not be left floating.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

If HPD is disabled while eDP interface is still enabled, connect it to CPU VCCIO via a 10-k ohm pull-up resistor on the motherboard. This signal can be left as no connect if entire eDP interface is disabled.

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.



55.4KZ01.S18G S19G




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCIe/DMI/FDI)**





Size A3 Document Number **LA470** Rev **-1**

Date: Thursday, November 04, 2010 Sheet 4 of 103

SSID = CPU




Disabling Guidelines:
 If motherboard only supports external graphics:
 Connect DPLL_REF_SSCLK on Processor to GND through 1K +/- 5% resistor.
 Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K +/- 5% resistorpower (~15 mW) may be wasted.



SANDY
 62.10055.421
 2ND = 62.10040.771

55.4K201.S18G S19G

SSID = CPU




55.4K201.S18G S19G

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (DDR)**

Size A3 Document Number: **LA470** Rev: **-1**


Date: Thursday, November 04, 2010 Sheet 6 of 103




SANDY
62.10055.421
2ND = 62.10040.771



PEG Static Lane Reversal	
CFG2	1: Normal Operation / Lane # definition matches socket pin map definition 0: Lane Reversal



Display Port Presence Strap	
CFG4	1: Disabled: No Physical Display Port attached to Embedded Display Port 0: Enabled: An external Display Port device is connected to the Embedded Display Port



PCI Express Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xRESETB de assertion 0: PEG Wait for BIOS for training

55.4KZ01.S18G S19G

緯創資通 Wistron Corporation
21F, 8F, Sec 1, Hsin Tai Wu Rd., Hsichang, Taipei Hsien 221, Taiwan, R.O.C.


Title CPU (RESERVED)

Size A2 Document Number LA470 Rev -1

Date: Thursday, November 04, 2010 Sheet 7 of 100

PROCESSOR CORE POWER

53A



VCC_CORE

SANDY





- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AF35 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

CORE SUPPLY

SVID

SENSE LINES


PEG AND DDR





R801, R802 need to close to CPU

SSID = CPU

Close to CPU




SSID = CPU



55.4KZ01.S18G S19G

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		CPU (VSS)	
Size	Document Number	Rev	
A3	LA470	-1	
Date:	Thursday, November 04, 2010	Sheet	10 of 103



55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
XDP		
Size	Document Number	Rev
A3	LA470	-1
Date:	Thursday, November 04, 2010	Sheet 11 of 103

(Blanking)

55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev
-1

Date: Thursday, November 04, 2010

Sheet 12 of 103

5

4

3

2

1

D

D

C

C

(Blanking)

B

B

A

A

55.4KZ01.S18G S19G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev
-1

Date: Thursday, November 04, 2010

Sheet 13 of 103

5




4

3



2

1



SSID = MEMORY



M A A0	98	A0	NP1
M A A1	97	A1	NP2
M A A2	96	A2	RAS#
M A A3	95	A3	WE#
M A A4	94	A4	CAS#
M A A5	93	A5	CS0#
M A A6	92	A6	CS1#
M A A7	91	A7	CKE0
M A A8	90	A8	CKE1
M A A9	89	A9	CK0
M A A10	88	A10/AP	CK0#
M A A11	87	A11	CK1
M A A12	86	A12	CK1#
M A A13	85	A13	BA0
M A A14	84	A14	BA1
M A A15	83	A15	DM0
M A A16/BA2	82	A16/BA2	DM1
M A DO0	108	DO0	DM2
M A DO1	107	DO1	DM3
M A DO2	106	DO2	DM4
M A DO3	105	DO3	DM5
M A DO4	104	DO4	DM6
M A DO5	103	DO5	DM7
M A DO6	102	DO6	SDA
M A DO7	101	DO7	SCL
M A DO8	100	DO8	EVENT#
M A DO9	99	DO9	VDDSPD
M A DO10	98	DO10	SA0
M A DO11	97	DO11	SA1
M A DO12	96	DO12	NC#1
M A DO13	95	DO13	NC#2
M A DO14	94	DO14	NC#/TEST
M A DO15	93	DO15	VDD1
M A DO16	92	DO16	VDD2
M A DO17	91	DO17	VDD3
M A DO18	90	DO18	VDD4
M A DO19	89	DO19	VDD5
M A DO20	88	DO20	VDD6
M A DO21	87	DO21	VDD7
M A DO22	86	DO22	VDD8
M A DO23	85	DO23	VDD9
M A DO24	84	DO24	VDD10
M A DO25	83	DO25	VDD11
M A DO26	82	DO26	VDD12
M A DO27	81	DO27	VDD13
M A DO28	80	DO28	VDD14
M A DO29	79	DO29	VDD15
M A DO30	78	DO30	VDD16
M A DO31	77	DO31	VDD17
M A DO32	76	DO32	VDD18
M A DO33	75	DO33	VSS
M A DO34	74	DO34	VSS
M A DO35	73	DO35	VSS
M A DO36	72	DO36	VSS
M A DO37	71	DO37	VSS
M A DO38	70	DO38	VSS
M A DO39	69	DO39	VSS
M A DO40	68	DO40	VSS
M A DO41	67	DO41	VSS
M A DO42	66	DO42	VSS
M A DO43	65	DO43	VSS
M A DO44	64	DO44	VSS
M A DO45	63	DO45	VSS
M A DO46	62	DO46	VSS
M A DO47	61	DO47	VSS
M A DO48	60	DO48	VSS
M A DO49	59	DO49	VSS
M A DO50	58	DO50	VSS
M A DO51	57	DO51	VSS
M A DO52	56	DO52	VSS
M A DO53	55	DO53	VSS
M A DO54	54	DO54	VSS
M A DO55	53	DO55	VSS
M A DO56	52	DO56	VSS
M A DO57	51	DO57	VSS
M A DO58	50	DO58	VSS
M A DO59	49	DO59	VSS
M A DO60	48	DO60	VSS
M A DO61	47	DO61	VSS
M A DO62	46	DO62	VSS
M A DO63	45	DO63	VSS
M A DOS#0	10	DOS#0	VSS
M A DOS#1	27	DOS#1	VSS
M A DOS#2	45	DOS#2	VSS
M A DOS#3	62	DOS#3	VSS
M A DOS#4	135	DOS#4	VSS
M A DOS#5	152	DOS#5	VSS
M A DOS#6	169	DOS#6	VSS
M A DOS#7	186	DOS#7	VSS
M A DOS0	12	DOS0	VSS
M A DOS1	29	DOS1	VSS
M A DOS2	47	DOS2	VSS
M A DOS3	64	DOS3	VSS
M A DOS4	137	DOS4	VSS
M A DOS5	154	DOS5	VSS
M A DOS6	171	DOS6	VSS
M A DOS7	188	DOS7	VSS
M A DIM0_ODT0	116	ODT0	VSS
M A DIM0_ODT1	120	ODT1	VSS
M_VREF_CA_DIMM0	126	VREF_CA	VSS
M_VREF_DQ_DIMM0	1	VREF_DQ	VSS
RESET#	30	RESET#	VSS
DDR3_DRAMRST#	30	RESET#	VSS
OD75V_S0	203	VTT1	VSS
OD75V_S0	204	VTT2	VSS



Note:
 If SA0_DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30
 If SA0_DIM0 = 1, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32



DDR3-204P-109-GP
 62.10017.X51
 2nd = 62.10017.R91
 3rd = 62.10017.V61

55.4KZ01.S18G S19G


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM1**

Size: Document Number **LA470** Rev: **-1**




Date: Thursday, November 04, 2010 Sheet 14 of 103

SSID = MEMORY



Note:
SO-DIMM SPD Address is 0xA4
SO-DIMM TS Address is 0x34

SO-DIMM is placed farther from
the Processor than SO-DIMMA



H = 8mm
DDR3-204P-108-GP
62-10017.X41
2nd = 62-10017.M51
3rd = 62-10017.V51

55.4KZ01.S18G S19G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM2**

Size Custom: **LA470**

Date: Thursday, November 04, 2010 Sheet 15 of 103

(Blanking)

55.4KZ01.S18G S19G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR3-SODIMM2

Size
A4



Document Number

LA470

Rev
-1




Date: Thursday, November 04, 2010

Sheet 16 of 103



Place near PCH

Close to PCH side






Impedance:90 ohm

Impedance:100 ohm





55.4KZ01.S18G S19G

		緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
PCH (LVDS/CRT/DDI)			
Title	LA470		
Size	Document Number	Rev	
A3	LA470	-1	
Date:	Thursday, November 04, 2010	Sheet	17 of 103

SSID = PCH



GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)



Signal	Setting
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH

USB Table

Pair	Device
0	X
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	X

USB 2.0 Overcurrent Pin Default Usage


Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


PCH (PCI/USB/NVRAM)

Size A3	Document Number	Rev
	LA470	-1
Date: Thursday, November 04, 2010	Sheet 18	of 103

SSID = PCH








Deep S4/S5 Supported | Deep S4/S5 Not Supported



For platforms not supporting Deep S4/S5

- VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
- DPWROK and RSMRST# will rise at the same time (connected on board)
- SLP_SUS# and SUSACK# are left as 'no connect'
- SUSWARN# used as SUSPWRDNACK/GPIO30










DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

DSWODVREN - On Die DSW VR Enable

RTC_AUX_S5
 R1917 1 330KR2J-1-GP
 R1918 1 Do Not Stuff
 R1915 1 Do Not Stuff

SSID = PCH



55.4KZ01.S18G S19G


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI-E/SMBUS/CLOCK/CL)**

Size: A3 Document Number: **LA470** Rev: **-1**

Date: Thursday, November 04, 2010 Sheet: 20 of 103

SSID = PCH



55.4KZ01.S18G S19G

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (SPI/RTC/LPC/SATA/IHDA)**

Size A3 Document Number **LA470** Rev **-1**

Date: Thursday, November 04, 2010 Sheet 21 of 103





SSID = PCH

Note:
For PCH debug with XDP, need to NO STUFF R2218




20100625 V1.2


GPIO27 has a weak[20K] internal pull up. To enable on-die PLL Voltage regulator, should not place external pull down.



20100625 V1.2



20100705



Cougar Point


GPIO

CPU/MISC


NCTF

NCTF TEST PIN

COUGAR-GP-U2-NF



	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4 should not float on the motherboard. They should be tied to GND directly.


FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT]
	LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up. Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.







[VRAM_SIZE1:VRAM_SIZE2]
LL=512M / HL=1G / LH=2G


PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)

55.4KZ01.S18G S19G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



SSID = PCH



55.4KZ01.S18G S19G



緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER2)**

Size A3 Document Number **LA470** Rev **-1**

Date: Thursday, November 04, 2010 Sheet 24 of 103

SSID = PCH



55.4KZ01.S18G S19G

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title PCH (VSS)			
Size A3	Document Number LA470	Rev -1	
Date: Thursday, November 04, 2010	Sheet 25	of 103	

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

55.4KZ01.S18G S19G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

LA470


Rev

-1

Date: Thursday, November 04, 2010

Sheet 26 of 103







SSID = KBC



PCB Version A.D (Pin98)

SA	Pull-Low Resistor	Pull-High Resistor (30V_AUX_S5)	Voltage
R274	100.0 K	10.0 K	3.0 V
R275	100.0 K	20.0 K	2.75 V
R276	100.0 K	33.0 K	2.48 V
R277	100.0 K	47.0 K	2.24 V
R278	100.0 K	64.9 K	2.0 V
R279	100.0 K	76.8 K	1.87 V
R280	100.0 K	100.0 K	1.65 V

65W_90W
High: 65W / Low 90W



LILI Multi GPIO setting




Model: ST, All (New) BOM Crt

Model	Pull-Low Register	Pull-High Register	Voltage
VIB 47 UMA	100.0 K	33.0 K (63.3334 1DL)	2.481 V
VIB 47 OPTIMUS	100.0 K	47.0 K (63.4734 1DL)	2.245 V


SSID = Thermal

Thermal sensor

Close to PCH on top side.







T8



CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.


4 WIRE PWM Fan Control circuit



55.4KZ01.S18G S19G

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title THERMAL SENSOR SMSC EMC2103		
Size A3	Document Number LA470	Rev -1
Date: Thursday, November 04, 2010	Sheet 28	of 103



55.4KZ01.S18G S19G

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Codec ALC272**

Size	Document Number	Rev
Custom	LA470	-1
Date:	Thursday, November 04, 2010	Sheet 29 of 103

5

4

3

2

1

D

D

C

C

B

B

A

A

55.4KZ01.S18G S19G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio AMP

Size
A4

Document Number

LA470

Rev
-1

Date: Thursday, November 04, 2010

Sheet 30 of 103

5


4

3


2

1










25MHz XTAL



20 LAN_XI 59
Pin-XTAL2 is External Clock Input Pin.
R3121 is need when using external clock source.



Make sure PCIE_Wake# & PCIE_CLK_LAN_RQ1# connected to 10K resistor pull high close to PCH side



Layout Note: Close to U3101 pin C3113 & C3114
C3113 value modify to 1uF capacitor

Layout Note: Close to U3101 pin C3115 - C3120

C3122 change to 4.7uF X5R type capacitor

5

4

3

2

1

D

D

C

C

B

B

A

A

55.4KZ01.S18G S19G


Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **RTS5159 (CARD READER)**

Size A3	Document Number LA470	Rev -1
------------	---------------------------------	------------------

Date: Thursday, November 04, 2010 Sheet 32 of 103

(Blanking)

55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev
-1

Date: Thursday, November 04, 2010

Sheet 33 of 103

(Blanking)

55.4KZ01.S18G S19G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4


Document Number

LA470

Rev
-1

Date: Thursday, November 04, 2010

Sheet 34 of 103



55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0 Controller

Size

Document Number

Rev


A3

LA470

-1



Date: Thursday, November 04, 2010

Sheet 35 of 103



SSID = Reset.Suspend



Run Power






55.4KZ01.S18G.S19G


緯創資通 Wistron Corporation
 21F, 8F, Sec 1, Hsin Tai Wu Rd., Hsichang,
 Taipei Hsien 221, Taiwan, R.O.C.

Power Plane Enable		
Size	Document Number	Rev
A2	LA470	-1
Date:	Thursday, November 04, 2010	Sheet 36 of 100




5 S3 Power Reduction X01 20091111







55.4K201.S18G S19G

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title DCIN_JACK			
Size	Document Number	LA470	Rev
			-1
Date: Thursday, November 04, 2010		Sheet 38	of 103



83.5R603.D3F
 2ND = 83.5R603.K3F
 3rd = 83.5R603.Q3F



DY ???

55.4K201.S18G S19G



緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **BATT_CONN**


Size	Document Number LA470	Rev -1
------	------------------------------	------------------

Date: Thursday, November 04, 2010 Sheet 39 of 103

AD+ total power	R1	R2	AD+ total power	R1	R2
65w	187k	49.9k	80w	137k	49.9k
90w	121k	49.9k			



SSID = PWR.Plane.Regulator_5v3p3v



Matsuki cap 220uF
6.3V, ESR=17mohm


Matsuki cap 220uF
6.3V, ESR=17mohm

Close to VFB Pin (pin5)

Close to VFB Pin (pin2)

SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz



Place close to VCC_CORE hot spot

Place close to VCC_GFXCORE hot spot

Place close to VCC_CORE inductor


Place close to VCC_GFXCORE inductor

FOR 3PHASE
UMA
BOM Ctr

FOR 3PHASE
UMA


FOR 3PHASE
UMA


For Discrete only,
UMA need to DY




55.AKZ01.S18G.S19G

緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
DC/DC CPU CORE1_NCP6131	
File	Document Number
Size	LA470
Date	Thursday, November 04, 2010
Sheet	42 of 109




 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DC/DC CPU CORE2_NCP6131	
Size	Document Number
	LA470
Date: Thursday, November 04, 2010	Sheet 43 of 103




55.KZ01.S18G S19G

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title DC/DC CPU CORE3_NCP6131</p>	
Size	<p>Document Number LA470</p>
Date: Thursday, November 04, 2010	<p>Sheet 44 of 103</p>



TPS51218 for 1D05V




$$V_{out} = 0.704V * (R1 + R2) / R2$$

55.4KZ01.S18G S19G

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title TPS51218_1D05V	
Size	Document Number
Rev -1	
Date: Thursday, November 04, 2010	Sheet 45 of 103


DCBATOUT PWR_1D5V_DCBATOUT

TPS51218 for 1D5V



$$V_{out} = 0.704V * (R1 + R2) / R2$$

RT9026 for 0D75V_S3




55.4KZ01.S18G S19G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51128 1D5V & RT9026PFP-GP 0D75V**

Size	Document Number	Rev
		-1


Date: Thursday, November 04, 2010 Sheet 46 of 103




55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			PWM_1D8V_RT8015B
Size	Document Number	LA470	
Date:	Thursday, November 04, 2010	Sheet	47 of 103
		Rev	-1







RT8208A for VCCSA




VCCSA_SEL	VCCSA_PWR
L	0.9V
H	0.8V

SSID = VIDEO


LVDS CONNECTOR




Panel BL brightness/Power En/BL En



CAMERA POWER



SSID = VIDEO



55.4KZ01.S18G S19G


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

LCD Connector

File: **LA470**


Size A3 Document Number **LA470** Rev **-1**

Date: Thursday, November 04, 2010 Sheet 49 of 103




CRT DDCDATA & DDCCLK level shift



Pull High 5V Design on CRT Board



CRT Hsync & Vsync level shift



CRT RGB



55.4KZ01.S18G S19G

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





CRT Connector		
Title		
Size A4	Document Number	Rev
	LA470	-1
Date: Thursday, November 04, 2010	Sheet 50	of 103

SSID = VIDEO




HDMI CONNECTOR

HDMI CONN

HDMI Passive Level Shifter



HDMI DDC Passive Level Shifter



(Blanking)

55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
eDP		
Size	Document Number	Rev
A3	LA470	-1
Date:	Thursday, November 04, 2010	Sheet 52 of 103

(Blanking)

55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

S-VIDEO

Size
A4

Document Number

LA470

Rev
-1

Date: Thursday, November 04, 2010

Sheet 53 of 103

(Blanking)

55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev
-1


Date: Thursday, November 04, 2010

Sheet 54 of 103

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



55.4KZ01.S18G S19G


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
ITP		
Size	Document Number	Rev
A4	LA470	-1
Date:	Thursday, November 04, 2010	Sheet 55 of 103

SSID = SATA

SATA HDD Connector




ODD Connector



SUPPORT ZERO SATA ODD


SATA Zero Power ODD




Current limit
Active High
typ => 2A

55.4KZ01.S18G S19G


USB Power





INTERNAL STEREO SPEAKERS

Port G




55-4KZ01.S18G S18G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


File			MIC/SPEAKER/AUDIO JACK		
Size	Document Number	Rev			
K2	LA470	-1			
Date:	Thursday, November 11, 2010	Sheet	58	of	100

SSID = Flash.ROM

SPI FLASH ROM (4M byte) for PCH




SSID = RBATT




SSID = USB

IO Board USB Power



Sub-USB Board Power



55.4KZ01.S18G S19G

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
USB Power SW		
Size	Document Number	Rev
A3	LA470	-1
Date:	Thursday, November 04, 2010	Sheet 61 of 103

(Blanking)

55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0 Port

Size

A3

Document Number

LA470

Rev

-1

Date:

Thursday, November 04, 2010


Sheet 62

of 103

1

SSID = User.Interface
 Bluetooth Module conn.

Bluetooth Module



55.4KZ01.S18G S19G

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size
 A4

Document Number


LA470

Rev
-1

Date: Thursday, November 04, 2010

Sheet 63 of 103

Finger Printer Connector



55.4KZ01.S18G S19G

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A4

Document Number

LA470


Rev
-1

Date: Thursday, November 04, 2010




Sheet 64 of 103

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



Mini Card Connector(WWAN)



(Blanking)

55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number




LA470

Rev
-1


Date: Thursday, November 04, 2010

Sheet 67 of 103


Power button LED




Power button LED(White)




POWER LED



CHARGER LED




WIRELESS_LED




TP_LED



VGA_LED



CHARGER LED ORG




55.AKZ01.S18G.S19G

緯創資通 Wistron Corporation
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsichang, Taipei Hsien 221, Taiwan, R.O.C.

Title			LED Bard/Power Button
Size	Document Number	Rev	
A2	LA470	-1	
Date:	Thursday, November 04, 2010	Sheet	68 of 100

SSID = KBC

Internal Keyboard Connector




<<< KROW[0..7] 27
>>> KCOL[0..15] 27

20100705

*** Membrane Pin Out Top View :**

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8	S 8


SSID = Touch.Pad



55.4KZ01.S18G S19G

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			Key Board/Touch Pad		
Size	Document Number	Rev			
A3	LA470	-1			
Date:	Thursday, November 04, 2010	Sheet	69	of	103



55.4KZ01.S18G S19G

緯創資通

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4


Document Number

LA470

Rev
-1

Date: Thursday, November 04, 2010

Sheet 70 of 103



55.4KZ01.S18G S19G

緯創資通

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

LA470

Rev
-1

Date: Thursday, November 04, 2010

Sheet 71 of 103

(Blanking)

55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size A3	Document Number LA470	Rev -1
Date: Thursday, November 04, 2010	Sheet 72 of 103	1

(Blanking)

55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

LA470

Rev

-1

Date: Thursday, November 04, 2010

Sheet 73 of 103

5

4

3

2

1

D

D

C

C

B

B

A

A

55.4KZ01.S18G S19G


Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **CARD Reader CONN**

Size A3	Document Number LA470	Rev -1
------------	---------------------------------	------------------

Date: Thursday, November 04, 2010 Sheet 74 of 103

5

4

3

2

1

D

D

C

C

B

B

A

A

55.4KZ01.S18G S19G


Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **New Card**

Size A3	Document Number LA470	Rev -1
------------	---------------------------------	------------------

Date: Thursday, November 04, 2010 Sheet 75 of 103

(Blanking)

55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev
-1

Date: Thursday, November 04, 2010

Sheet 76 of 103

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

55.4KZ01.S18G S19G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev
-1

Date: Thursday, November 04, 2010

Sheet 77 of 103

5

4

3

2

1

(Blanking)

55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number


LA470

Rev
-1

Date: Thursday, November 04, 2010

Sheet 78 of 103


G-Sensor



STMicro LIS34AL: 74.00034.0BZ
 ADXL335 : 74.00335.0BZ

Layout Comment :

- (1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.
- (2) Avoid routing under DCDC switching area.



	ADXL322	
	LIS244AL	No Accel
	LIS34AL	
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM

55.4KZ01.S18G S19G

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
G-Sensor		
Size	Document Number	Rev
Custom	LA470	-1
Date:	Thursday, November 04, 2010	Sheet 79 of 103

(Blanking)

55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev

-1

Date: Thursday, November 04, 2010

Sheet 80 of 103

(Blanking)

55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470




Rev
-1

Date: Thursday, November 04, 2010

Sheet 81 of 103


IO Board CONN 80 pin

USB1







Mars:
Exchange ODD and ESATA differential pair each other.

USB Board CONN.








I/O Board CONN.




55.4KZ01.S18G S19G

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
IO Board Connector	
Title Size A3 Date: Thursday, November 04, 2010	Document Number LA470 Sheet 82 of 103
Rev -1	




EDP 10A

DC tolerance $\pm 75mV$
AC tolerance $\pm 50mV < 100MHz$






FBCLK Termination place on VRAM side

FBCLK Termination	RS504-RS507
N12P	Stuiff 162 ohm 6.4,16205,6DL
N12M	Stuiff 243 ohm 64,24305,6DL





FBCLK Termination place on VRAM side





Should be placed near GFX


Should be placed near GFX



I2CA=>CRT, I2CC=>LVDS.

TABLE VIDEO MEMORY

	HYNIX 128Mx16 0110	SAMSUNG 128Mx16 D0U0	HYNIX 64Mx16 0010	Samsung 64Mx16 0011
900MHz	72.52G63.A0U	72.42164.D0U	72.51G63.H0U	72.41164.I0U
800MHz	72.52G63.00U	72.42164.C0U	72.51G63.C0U	72.41164.H0U
ROM_SI	34.8Kohm	45.3Kohm	15Kohm	20Kohm
PD R8627	64.34825.6DL	64.45325.6DL	64.15025.6DL	64.20025.6DL






LOGIC


TABLE NVIDIA	N12P-GE DEV ID: 0xDF5 0101	N12P-GV DEV ID: 0x0DF7(ES)	N12M-GE DEV ID: 0xA7A 1010
STRAP1	DY	DY	35Kohm 64.34825.6DL
STRAP2	DY	DY	45Kohm 64.45325.6DL
	30Kohm 64.30025.6DL	DY	15Kohm 64.15025.6DL

P-State	PWRCTRL_0	PWRCTRL_1	VGA_CORE_PWR
PS & P12	0	0	0.95V
ES	1	0	0.90V
P0(Hot)	0	1	0.95V
P0(Cold)	1	1	1.00V


P-State	N12P-GE	N12P-GV1	N12M-GE	N12P-GV
WVDD Boot Voltage	0.95V	0.90V	0.95V	0.90V
R8636	Stuif	DY	DY	DY
R8637	DY	Stuif	Stuif	DY
R8638	DY	Stuif	DY	Stuif
R8639	Stuif	DY	Stuif	DY








FB CMD mapping Mode D-NI2x



DG requires 4x0.1uF and 8x1.0uF per VRAM chip





VIDEO FRAME BUFFER PORT A



55.4KZ01.S18G S19G

緯創資通 Wistron Corporation
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

Title		VRAM CHANNEL-A	
Size	Document Number	Rev	
A2	LA470	-1	
Date:	Thursday, November 04, 2010	Sheet	88 of 100



FB CMD mapping Mode D-N12x






VIDEO FRAME BUFFER PORT A




55.4KZ01.S18G S19G

緯創資通 Wistron Corporation
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.


Title		VRAM CHANNEL-A	
Size	Document Number	Rev	
A2	LA470	-1	
Date:	Thursday, November 04, 2010	Sheet	89 of 103



VIDEO FRAME BUFFER PORT C



CLOSE TO THE MEMORY



FOR VRAM7

CLOSE TO THE MEMORY

FOR VRAM8

VIDEO FRAME BUFFER PORT C

55.AKZ01.S18G.S19G


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM CHANNEL-C**


Size: A2	Document Number: LA470	Rev: -1
----------	------------------------	---------

Date: Thursday, November 04, 2010 Sheet: 91 of 103

SSID = PWR.Plane.Regulator_GFX





RT8208A:74.08208.073




RT8208A

P-State	PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
P8 & P12	L	L	0.85V
ES	L	H	0.90V
P0 (Hot)	H	L	0.95V
P0 (Cold)	H	H	1.00V


Frequency setting
 470K -->165KHz
 200K -->323KHz
 100K -->500KHz




+3VS to 3.3V_DELAY Transfer




1D5V_VGA_S0



1.05V to 1.05V_VGA_S0 Transfer



+3VS to 1.8V Transfer



1D8V_S0_NV = IFPA_IOVDD & IFPB_IOVDD, it should be the latest ramp up rail.

55.4KZ01.S18G S19G

(Blanking)

SS-4KZ01.S18C S18C

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File		
LVDS Switch		
Size	Document Number	Rev
A4	LA470	-1
Date:	Thursday, November 03, 2010	Sheet 94 of 100

(Blanking)

55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size
A3

Document Number

LA470

Rev

-1

Date: Thursday, November 04, 2010

Sheet 95 of 103

5

4

3

2

1

D

D

C

C

B

B

A

A

55.4KZ01.S18G S19G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TOUCH PANEL

Size
A4

Document Number

LA470

Rev
-1

Date: Thursday, November 04, 2010

Sheet 96 of 103

(Blanking)

55.4KZ01.S18G S19G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Change History

Size	Document Number	Rev
A4	LA470	-1
Date: Thursday, November 04, 2010		Sheet 98 of 103

Intel-Power Up Sequence


(AC mode)

red word: KBC GPIO



(DC mode)



red word: KBC GPIO




51-6201-5160-5160

Wistron Corporation
3F, No. 56, Sec. 1, Hsin-Fu Rd., Hsinchu, Taiwan, R.O.C.


Power Sequence
LA470
Rev. 01



PCH SMBus Block Diagram





KBC SMBus Block Diagram



Thermal Block Diagram

Audio Block Diagram



55.4KZ01.S18G S19G

(Blanking)

55.4KZ01.S18G S19G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A4

Document Number

LA470

Rev
-1

Date: Thursday, November 04, 2010

Sheet 103 of 103