



# LA14 Block Diagram

Project code: 91.4BW01.001  
 PCB P/N : 48.4BW01.01M  
 REVISION : SA



SYSTEM DC/DC TPS51125 42	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5
SYSTEM DC/DC TPS51124 44	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3
RT9026	43
1D8V_S3	DDR_VREF_S0 DDR_VREF_S3
RT9018A	43
1D8V_S3	1D5V_S0
CPU DC/DC ISL6266A 41	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0.35~1.5V
CHARGER BQ24745 46	
INPUTS	OUTPUTS
DCBATOUT	BT+ DCBATOUT

<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size A3 Document Number **LA14** Rev SB

Date: Thursday, May 07, 2009 Sheet 1 of 52

# ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#:SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

# ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRS1PVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH [3:0]	PULL-UP 20K
TP [3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

# Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled(Note2) 1 = The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1 = Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1 = Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3 DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital display Port and PCIe are operating simulataneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIe disabled

**NOTE:**

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.


## USB Table

USB	
Pair	Device
0	USB1
1	NC
2	NC
3	MINIC1
4	WEBCAM
5	NC
6	NC
7	Bluetooth
8	NC
9	USB2(High speed)
10	NC
11	CardReader

## PCIe Routing


LANE1	LAN Atheros AR8114A
LANE2	MiniCard WLAN
LANE3	NC
LANE4	NC
LANE5	NC
LANE6	NC

## SMBus



<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Reference</b>			
Size A3	Document Number	Rev	SB
<b>LA14</b>			
Date: Thursday, May 07, 2009			
Sheet		of	
2		52	



**ICS9LPRS365BKLF setting table**

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR# A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3	3.3V PCI clock output
PCI4/27M_SEL	0 = Pin24 as SRC-1, Pin25 as SRC-1#, Pin20 as DOT96, Pin21 as DOT96# 1 = Pin24 as 27MHz, Pin25 as 27MHz_SS, Pin20 as SRC-0, Pin21 as SRC-0#
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#
SRCT3/CR#_C	Byte 5, bit 3 0 = SRC3 enabled (default) 1 = CR#_C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair Byte 5, bit 2 0 = CR#_C controls SRC0 pair (default), 1 = CR#_C controls SRC2 pair

PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, bit 1 0 = SRC3 enabled (default) 1 = CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CR#_D controls SRC1 pair (default) 1 = CR#_D controls SRC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRC7# enabled (default) 1 = CR#_F controls SRC6
SRCT7/CR#_F	Byte 6, bit 6 0 = SRC7 enabled (default) 1 = CR#_F controls SRC8
SRCC11/CR#_G	Byte 6, bit 5 0 = SRC11# enabled (default) 1 = CR#_G controls SRC9
SRCT11/CR#_H	Byte 6, bit 4 0 = SRC11 enabled (default) 1 = CR#_H controls SRC10

SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1066M

<Core Design>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **Clock Generator**

Size: Document Number **LA14** Rev **SB**


Date: Thursday, May 07, 2009 Sheet 3 of 52







Place them near to the chip ( < 0.5" )



U35A 1 OF 10

H_D#0	F2	H_D#_0
H_D#1	G8	H_D#_1
H_D#2	F8	H_D#_2
H_D#3	F6	H_D#_3
H_D#4	G2	H_D#_4
H_D#5	H6	H_D#_5
H_D#6	F2	H_D#_6
H_D#7	D4	H_D#_7
H_D#8	D4	H_D#_8
H_D#9	H3	H_D#_9
H_D#10	M9	H_D#_10
H_D#11	M11	H_D#_11
H_D#12	J1	H_D#_12
H_D#13	J2	H_D#_13
H_D#14	N12	H_D#_14
H_D#15	J6	H_D#_15
H_D#16	P2	H_D#_16
H_D#17	L2	H_D#_17
H_D#18	R2	H_D#_18
H_D#19	N9	H_D#_19
H_D#20	L6	H_D#_20
H_D#21	M5	H_D#_21
H_D#22	J3	H_D#_22
H_D#23	N2	H_D#_23
H_D#24	R1	H_D#_24
H_D#25	N5	H_D#_25
H_D#26	N6	H_D#_26
H_D#27	P13	H_D#_27
H_D#28	N8	H_D#_28
H_D#29	L7	H_D#_29
H_D#30	N10	H_D#_30
H_D#31	M3	H_D#_31
H_D#32	Y3	H_D#_32
H_D#33	AD14	H_D#_33
H_D#34	Y6	H_D#_34
H_D#35	Y10	H_D#_35
H_D#36	Y12	H_D#_36
H_D#37	Y14	H_D#_37
H_D#38	Y7	H_D#_38
H_D#39	W2	H_D#_39
H_D#40	AA8	H_D#_40
H_D#41	Y9	H_D#_41
H_D#42	AA13	H_D#_42
H_D#43	AA9	H_D#_43
H_D#44	AA11	H_D#_44
H_D#45	AD11	H_D#_45
H_D#46	AD10	H_D#_46
H_D#47	AD13	H_D#_47
H_D#48	AE12	H_D#_48
H_D#49	AE9	H_D#_49
H_D#50	AA2	H_D#_50
H_D#51	AD8	H_D#_51
H_D#52	AA3	H_D#_52
H_D#53	AD3	H_D#_53
H_D#54	AD7	H_D#_54
H_D#55	AE14	H_D#_55
H_D#56	AE3	H_D#_56
H_D#57	AC1	H_D#_57
H_D#58	AE3	H_D#_58
H_D#59	AC3	H_D#_59
H_D#60	AE11	H_D#_60
H_D#61	AE8	H_D#_61
H_D#62	AG2	H_D#_62
H_D#63	AD6	H_D#_63

HOST

H_A#_3	A14	H_A#3
H_A#_4	C12	H_A#4
H_A#_5	E16	H_A#5
H_A#_6	H13	H_A#6
H_A#_7	C18	H_A#7
H_A#_8	M16	H_A#8
H_A#_9	J13	H_A#9
H_A#_10	P16	H_A#10
H_A#_11	R16	H_A#11
H_A#_12	N17	H_A#12
H_A#_13	M13	H_A#13
H_A#_14	E17	H_A#14
H_A#_15	P17	H_A#15
H_A#_16	E17	H_A#16
H_A#_17	G20	H_A#17
H_A#_18	B19	H_A#18
H_A#_19	J16	H_A#19
H_A#_20	E20	H_A#20
H_A#_21	H16	H_A#21
H_A#_22	J20	H_A#22
H_A#_23	L17	H_A#23
H_A#_24	A17	H_A#24
H_A#_25	B17	H_A#25
H_A#_26	L16	H_A#26
H_A#_27	C21	H_A#27
H_A#_28	J17	H_A#28
H_A#_29	H20	H_A#29
H_A#_30	B18	H_A#30
H_A#_31	K17	H_A#31
H_A#_32	B20	H_A#32
H_A#_33	F21	H_A#33
H_A#_34	K21	H_A#34
H_A#_35	L20	H_A#35

H_ADS#_0	B16	H_ADS#_0
H_ADS#_1	G17	H_ADS#_1
H_BNR#_0	A9	H_BNR#_0
H_BNR#_1	E11	H_BNR#_1
H_BREQ#_0	G12	H_BREQ#_0
H_DEFER#_0	E9	H_DEFER#_0
H_DBSY#_0	AH7	H_DBSY#_0
H_DPWR#_0	AH6	H_DPWR#_0
H_DRDY#_0	J11	H_DRDY#_0
H_DRDY#_1	E9	H_DRDY#_1
H_HIT#_0	H9	H_HIT#_0
H_HITM#_0	E12	H_HITM#_0
H_LOCK#_0	H11	H_LOCK#_0
H_TRDY#_0	C9	H_TRDY#_0

H_DIN#_0	J8	H_DIN#_0
H_DIN#_1	L3	H_DIN#_1
H_DIN#_2	Y13	H_DIN#_2
H_DIN#_3	Y1	H_DIN#_3

H_DSTB#_0	L10	H_DSTB#_0
H_DSTB#_1	M7	H_DSTB#_1
H_DSTB#_2	AA5	H_DSTB#_2
H_DSTB#_3	AE6	H_DSTB#_3

H_DSTBP#_0	L9	H_DSTBP#_0
H_DSTBP#_1	M8	H_DSTBP#_1
H_DSTBP#_2	AA6	H_DSTBP#_2
H_DSTBP#_3	AE5	H_DSTBP#_3


  

H_REQ#_0	B15	H_REQ#_0
H_REQ#_1	K13	H_REQ#_1
H_REQ#_2	E13	H_REQ#_2
H_REQ#_3	B13	H_REQ#_3
H_REQ#_4	B14	H_REQ#_4

H_RS#_0	B6	H_RS#_0
H_RS#_1	E12	H_RS#_1
H_RS#_2	C8	H_RS#_2





Layout take note




Close to GMCH as 500 mils.

0912 delete GMCH\_TXB\*

FOR Cantiga: 1.02k\_19 ohm  
Teenah: 1.3k ohm  
CRT\_IREF routing Trace width use 20 mil

0912 add these parts for EMI demand  
1017 delete these parts(EC208-EC210)

1014 swap these nets



Pin Name	Strap Description	Configuration
CFG20	Digital DisplayPort (SDVO/DP/HDMI) Concurrent with PCIE	Low = Only digital DisplayPort (SDVO/DP/HDMI) or PCIE is operational (default) High = Digital DisplayPort (SDVO/DP/HDMI) and PCIE are operating simultaneously via the PEG strap

17 M\_A\_DQ[63.0] <<< M\_A\_DQ[63.0]

M A DQ0 AJ38 SA\_DQ\_0  
 M A DQ1 AJ41 SA\_DQ\_1  
 M A DQ2 AN38 SA\_DQ\_2  
 M A DQ3 AM36 SA\_DQ\_3  
 M A DQ4 AJ40 SA\_DQ\_4  
 M A DQ5 AM44 SA\_DQ\_5  
 M A DQ6 AM42 SA\_DQ\_6  
 M A DQ7 AN43 SA\_DQ\_7  
 M A DQ8 AN44 SA\_DQ\_8  
 M A DQ9 AJ40 SA\_DQ\_9  
 M A DQ10 AT38 SA\_DQ\_10  
 M A DQ12 AN41 SA\_DQ\_12  
 M A DQ13 AN39 SA\_DQ\_13  
 M A DQ14 AU44 SA\_DQ\_14  
 M A DQ15 AU42 SA\_DQ\_15  
 M A DQ16 AV39 SA\_DQ\_16  
 M A DQ17 AY44 SA\_DQ\_17  
 M A DQ18 BA40 SA\_DQ\_18  
 M A DQ19 BD43 SA\_DQ\_19  
 M A DQ20 AV41 SA\_DQ\_20  
 M A DQ21 AY43 SA\_DQ\_21  
 M A DQ22 BC41 SA\_DQ\_22  
 M A DQ23 BC40 SA\_DQ\_23  
 M A DQ24 AY37 SA\_DQ\_24  
 M A DQ25 BD38 SA\_DQ\_25  
 M A DQ26 AV37 SA\_DQ\_26  
 M A DQ27 AT36 SA\_DQ\_27  
 M A DQ28 AY38 SA\_DQ\_28  
 M A DQ29 BC39 SA\_DQ\_29  
 M A DQ30 AV36 SA\_DQ\_30  
 M A DQ31 AW36 SA\_DQ\_31  
 M A DQ32 BD13 SA\_DQ\_32  
 M A DQ33 AU11 SA\_DQ\_33  
 M A DQ34 BC11 SA\_DQ\_34  
 M A DQ35 BA12 SA\_DQ\_35  
 M A DQ36 AU13 SA\_DQ\_36  
 M A DQ37 AV13 SA\_DQ\_37  
 M A DQ38 BD12 SA\_DQ\_38  
 M A DQ39 BC12 SA\_DQ\_39  
 M A DQ40 BB9 SA\_DQ\_40  
 M A DQ41 BA9 SA\_DQ\_41  
 M A DQ42 AU10 SA\_DQ\_42  
 M A DQ43 AV9 SA\_DQ\_43  
 M A DQ44 BA11 SA\_DQ\_44  
 M A DQ45 BD9 SA\_DQ\_45  
 M A DQ46 AY8 SA\_DQ\_46  
 M A DQ47 BA6 SA\_DQ\_47  
 M A DQ48 AV5 SA\_DQ\_48  
 M A DQ49 AV7 SA\_DQ\_49  
 M A DQ50 AT9 SA\_DQ\_50  
 M A DQ51 AN8 SA\_DQ\_51  
 M A DQ52 AU5 SA\_DQ\_52  
 M A DQ53 AU6 SA\_DQ\_53  
 M A DQ54 AT5 SA\_DQ\_54  
 M A DQ55 AN10 SA\_DQ\_55  
 M A DQ56 AM11 SA\_DQ\_56  
 M A DQ57 AM5 SA\_DQ\_57  
 M A DQ58 AJ9 SA\_DQ\_58  
 M A DQ59 AJ8 SA\_DQ\_59  
 M A DQ60 AN12 SA\_DQ\_60  
 M A DQ61 AM13 SA\_DQ\_61  
 M A DQ62 AJ11 SA\_DQ\_62  
 M A DQ63 AJ12 SA\_DQ\_63

U35D 4 OF 10

DDR SYSTEM MEMORY A

SA\_BS\_0 BD21 M A BS#0 17  
 SA\_BS\_1 BG18 M A BS#1 17  
 SA\_BS\_2 AT25 M A BS#2 17  
 SA\_RAS# SA\_RAS# 17  
 SA\_CAS# SA\_CAS# 17  
 SA\_WE# SA\_WE# 17  
 SA\_DM\_0 AM37 M A DM0 M A DM[7.0] >>> M\_A\_DM[7.0] 17  
 SA\_DM\_1 AT41 M A DM1  
 SA\_DM\_2 AY41 M A DM2  
 SA\_DM\_3 AU39 M A DM3  
 SA\_DM\_4 BB12 M A DM4  
 SA\_DM\_5 AY6 M A DM5  
 SA\_DM\_6 AT7 M A DM6  
 SA\_DM\_7 AJ5 M A DM7  
 SA\_DQS\_0 AJ44 M A DQS0 M A DQS[7.0] <<< M\_A\_DQS[7.0] 17  
 SA\_DQS\_1 AT44 M A DQS1  
 SA\_DQS\_2 BA43 M A DQS2  
 SA\_DQS\_3 BC37 M A DQS3  
 SA\_DQS\_4 AW12 M A DQS4  
 SA\_DQS\_5 BC8 M A DQS5  
 SA\_DQS\_6 AU8 M A DQS6  
 SA\_DQS\_7 AM7 M A DQS7 M A DQS#7[7.0] <<< M\_A\_DQS#7[7.0] 17  
 SA\_DQS#\_0 AJ43 M A DQS#0  
 SA\_DQS#\_1 BA44 M A DQS#1  
 SA\_DQS#\_2 BD37 M A DQS#2  
 SA\_DQS#\_3 AY12 M A DQS#3  
 SA\_DQS#\_4 BD8 M A DQS#4  
 SA\_DQS#\_5 AU9 M A DQS#5  
 SA\_DQS#\_6 AM8 M A DQS#6  
 SA\_DQS#\_7  
 SA\_MA\_0 BA21 M A A0 M A A[14.0] >>> M\_A\_A[14.0] 17  
 SA\_MA\_1 BC24 M A A1  
 SA\_MA\_2 BG24 M A A2  
 SA\_MA\_3 BH24 M A A3  
 SA\_MA\_4 BG25 M A A4  
 SA\_MA\_5 BA24 M A A5  
 SA\_MA\_6 BD24 M A A6  
 SA\_MA\_7 BG27 M A A7  
 SA\_MA\_8 BF25 M A A8  
 SA\_MA\_9 AW24 M A A9  
 SA\_MA\_10 BC21 M A A10  
 SA\_MA\_11 BG26 M A A11  
 SA\_MA\_12 BH26 M A A12  
 SA\_MA\_13 BH17 M A A13  
 SA\_MA\_14 AY25 M A A14

CANTIGA-GM-GP-U-NF  
 71.CNTIG.00U

16 M\_B\_DQ[63.0] <<< M\_B\_DQ[63.0]

M B DQ0 AK47 SB\_DQ\_0  
 M B DQ1 AH46 SB\_DQ\_1  
 M B DQ2 AP47 SB\_DQ\_2  
 M B DQ3 AJ46 SB\_DQ\_3  
 M B DQ4 AJ46 SB\_DQ\_4  
 M B DQ5 AJ48 SB\_DQ\_5  
 M B DQ6 AM48 SB\_DQ\_6  
 M B DQ7 AP48 SB\_DQ\_7  
 M B DQ8 AU47 SB\_DQ\_8  
 M B DQ9 BA48 SB\_DQ\_9  
 M B DQ10 AU48 SB\_DQ\_10  
 M B DQ11 AY48 SB\_DQ\_11  
 M B DQ12 AT47 SB\_DQ\_12  
 M B DQ13 AR47 SB\_DQ\_13  
 M B DQ14 BA47 SB\_DQ\_14  
 M B DQ15 BC47 SB\_DQ\_15  
 M B DQ16 BC46 SB\_DQ\_16  
 M B DQ17 BG43 SB\_DQ\_17  
 M B DQ18 BG43 SB\_DQ\_18  
 M B DQ19 BF43 SB\_DQ\_19  
 M B DQ20 BF45 SB\_DQ\_20  
 M B DQ21 BC41 SB\_DQ\_21  
 M B DQ22 BF40 SB\_DQ\_22  
 M B DQ23 BF41 SB\_DQ\_23  
 M B DQ24 BG38 SB\_DQ\_24  
 M B DQ25 BF38 SB\_DQ\_25  
 M B DQ26 BH35 SB\_DQ\_26  
 M B DQ27 BC35 SB\_DQ\_27  
 M B DQ28 BH40 SB\_DQ\_28  
 M B DQ29 BC38 SB\_DQ\_29  
 M B DQ30 BH34 SB\_DQ\_30  
 M B DQ31 BH14 SB\_DQ\_31  
 M B DQ32 BG12 SB\_DQ\_32  
 M B DQ33 BH11 SB\_DQ\_33  
 M B DQ34 BG8 SB\_DQ\_34  
 M B DQ35 BH12 SB\_DQ\_35  
 M B DQ36 BF11 SB\_DQ\_36  
 M B DQ37 BF8 SB\_DQ\_37  
 M B DQ38 BG7 SB\_DQ\_38  
 M B DQ39 BC5 SB\_DQ\_39  
 M B DQ40 BC6 SB\_DQ\_40  
 M B DQ41 AY3 SB\_DQ\_41  
 M B DQ42 AY3 SB\_DQ\_42  
 M B DQ43 BF6 SB\_DQ\_43  
 M B DQ44 BF5 SB\_DQ\_44  
 M B DQ45 BA1 SB\_DQ\_45  
 M B DQ46 BD3 SB\_DQ\_46  
 M B DQ47 AV2 SB\_DQ\_47  
 M B DQ48 AU3 SB\_DQ\_48  
 M B DQ49 AR3 SB\_DQ\_49  
 M B DQ50 AN2 SB\_DQ\_50  
 M B DQ51 AY2 SB\_DQ\_51  
 M B DQ52 AV1 SB\_DQ\_52  
 M B DQ53 AP3 SB\_DQ\_53  
 M B DQ54 AR1 SB\_DQ\_54  
 M B DQ55 AL1 SB\_DQ\_55  
 M B DQ56 AL2 SB\_DQ\_56  
 M B DQ57 AJ1 SB\_DQ\_57  
 M B DQ58 AH1 SB\_DQ\_58  
 M B DQ59 AM2 SB\_DQ\_59  
 M B DQ60 AM3 SB\_DQ\_60  
 M B DQ61 A13 SB\_DQ\_61  
 M B DQ62 A13 SB\_DQ\_62  
 M B DQ63 A15 SB\_DQ\_63

U35E 5 OF 10

DDR SYSTEM MEMORY B

SB\_BS\_0 BC16 M B BS#0 16  
 SB\_BS\_1 BB17 M B BS#1 16  
 SB\_BS\_2 BB33 M B BS#2 16  
 SB\_RAS# AU17 M B RAS# 16  
 SB\_CAS# BG16 M B CAS# 16  
 SB\_WE# BF14 M B WE# 16  
 SB\_DM\_0 AM47 M B DM0 M B DM[7.0] >>> M\_B\_DM[7.0] 16  
 SB\_DM\_1 AY47 M B DM1  
 SB\_DM\_2 BD40 M B DM2  
 SB\_DM\_3 BF35 M B DM3  
 SB\_DM\_4 BC11 M B DM4  
 SB\_DM\_5 DC3 M B DM5  
 SB\_DM\_6 AP1 M B DM6  
 SB\_DM\_7 AK2 M B DM7  
 SB\_DQS\_0 AL47 M B DQS0 M B DQS[7.0] <<< M\_B\_DQS[7.0] 16  
 SB\_DQS\_1 AV48 M B DQS1  
 SB\_DQS\_2 BG41 M B DQS2  
 SB\_DQS\_3 BG37 M B DQS3  
 SB\_DQS\_4 BH9 M B DQS4  
 SB\_DQS\_5 BB2 M B DQS5  
 SB\_DQS\_6 AU1 M B DQS6  
 SB\_DQS\_7 AN6 M B DQS7 M B DQS#7[7.0] <<< M\_B\_DQS#7[7.0] 16  
 SB\_DQS#\_0 AL46 M B DQS#0  
 SB\_DQS#\_1 AV47 M B DQS#1  
 SB\_DQS#\_2 BH41 M B DQS#2  
 SB\_DQS#\_3 BH37 M B DQS#3  
 SB\_DQS#\_4 BG9 M B DQS#4  
 SB\_DQS#\_5 BC2 M B DQS#5  
 SB\_DQS#\_6 AT2 M B DQS#6  
 SB\_DQS#\_7 AN6 M B DQS#7  
 SB\_MA\_0 AV17 M B A0 M B A[14.0] >>> M\_B\_A[14.0] 16  
 SB\_MA\_1 BA25 M B A1  
 SB\_MA\_2 BC25 M B A2  
 SB\_MA\_3 AU25 M B A3  
 SB\_MA\_4 AW25 M B A4  
 SB\_MA\_5 BB28 M B A5  
 SB\_MA\_6 AU28 M B A6  
 SB\_MA\_7 AW28 M B A7  
 SB\_MA\_8 AT33 M B A8  
 SB\_MA\_9 BD33 M B A9  
 SB\_MA\_10 BB16 M B A10  
 SB\_MA\_11 AW33 M B A11  
 SB\_MA\_12 AY33 M B A12  
 SB\_MA\_13 BH15 M B A13  
 SB\_MA\_14 AU33 M B A14


CANTIGA-GM-GP-U-NF  
 71.CNTIG.00U

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title <b>Cantiga (3 of 6) DDR</b>		
Size	Document Number <b>LA14</b>	Rev <b>SB</b>
Date: Thursday, May 07, 2009	Sheet 8	of 52




667MTS 2400mA  
800MTS 3000mA



落







1229 modify C76,C77 from 12pF to 15pF

1016 modify X2

1119 add G84 and C540  
1124 delete C540

GLAN\_COMP place within 500 mil of ICH9M

1224 modify RN54

Layout note: R373 needs to be placed within 2" of ICH9, R379 must be placed within 2" of R373 w/o stub




Place within 500 mils of ICH9 ball

0915 add EC73 for EMI demand

SB 1117 delete MDC function(R231,R237,R232,R234)

SB 1126 delete R230,R233,R235,R236 and RN63

integrated VccSusb_05,VccSusb_1,VccCLL_5		
INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCLL_05		
LAN100_SLP	High=Enable	Low=Disable



<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **ICH9-M (1 of 4) SATA/HDA/RTC**

Size	Document Number	Rev
	<b>LA14</b>	SB





Date: Thursday, May 07, 2009 Sheet 12 of 52







\*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail  
1015 modify component size of C390,C419





**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (3 of 4) POWER**

Size: Document Number **LA14** Rev **SB**

Date: Thursday, May 07, 2009 Sheet 14 of 52





**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **ICH9-M (4 of 4)**

Size: Document Number **LA14** Rev: **SB**

Date: Thursday, May 07, 2009 Sheet 15 of 52



### PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor





### Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor



REVERSE TYPE

High 9.2mm  
62.10017.A71  
2nd = 62.10017.B51  
3rd = 62.10017.K51










# LCD/CCD CONN

- 1015 modify LCD1 pin define
- 1016 modify LCD1 pin define
- 1017 modify USB signal connection
- SB 1121 add EC87 for EMI demand
- SB 1128 modify LCD1

Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND




落

-Core Design-

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>LCD CONN</b>			
Title	Document Number	Rev	
	<b>LA14</b>	<b>SB</b>	
Date: Thursday, May 07, 2009	Sheet 18 of 52		


Layout Note:  
Place these resistors  
close to the CRT-out  
connector




**Layout Note:**

\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


**Hsync & Vsync level shift**



**CRT I/F & CONNECTOR**



**DDC\_CLK & DATA level shift**



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT Connector**

Size: LA14


Date: Thursday, May 07, 2009

Sheet 19 of 52


Rev: SB

# SATA Connector

0912 add these parts for EMI demand  
 1001 delete these parts for EMI demand  
 1021 modify SATA1




<Core Design>

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>HDD</b>	
Size	Document Number <b>LA14</b>
Date: Thursday, May 07, 2009	Rev <b>SB</b>
Sheet 20 of 52	



# SATA ODD Connector

落



<Core Design>


**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>ODD</b>	
Size	Document Number	Rev	SB
<b>LA14</b>			
Date: Thursday, May 07, 2009	Sheet 21	of	52

# BLUETOOTH MODULE

1.5A / High Active Voltage 2V

落




EC21 put near  
BLUE1 / all  
USB put one  
choke near  
connector by  
EMI request

1017 modify USB signal connection


SB 1125 add EC92 and EC93

0930 modify BLUE1  
1017 modify BLUE1

<Core Design>


 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Bluetooth</b>	
Size	Document Number
<b>LA14</b>	
Date: Thursday, May 07, 2009	Sheet 22 of 52
Rev <b>SB</b>	

1017 modify USB signal connection  
1021 modify and swap these parts(USB1 and USB2)




Modify 04/27 Change R218,R219,R244,R245  
from 0ohm to 12ohm




22.10218.U11  
2nd = 22.10321.151




22.10218.U11  
2nd = 22.10321.151



0912 add these parts for EMI demand




1021 delete TC23  
1M 0204 modify the symbol of EC74 (page23)




<Core Design>

File		USB	
Size	Document Number	Rev	SB
Date: Thursday, May 07, 2009	LA14	Sheet	23 of 52

1015 modify component size of R69




1222 modify R69




1001 modify RN9

1014 swap these nets




1015 modify component size of R79




1222 modify R79

1016 modify Q8



1224 add R307 and R308

Atheros suggestion change to Bead 60 ohms/100Mhz 500mA (68.60090.0D1)




Modify 0504 SB->SC  
Change U11 P/N to 71.08132.M01

AR8132 use 0 ohm resister

AR8114A Atheros suggestion change to Bead 60 ohms/100Mhz 500mA (68.60090.0D1)

1229 modify L19




1224 modify R67




1224 modify R67




Close to AR8114 Pin6



1016 modify RN53 and U10



1113 modify C103 and C106



Close to AR8114 Pin28

Close to AR8114 Pin32

Close to AR8114 Pin45

Close to AR8114 Pin46

Close to AR8114 Pin8

Close to AR8114 Pin16

Close to AR8114 Pin22

Close to AR8114 Pin36

Close to AR8114 Pin39

Close to AR8114 Pin6

Close to AR8114 Pin15

Close to AR8114 Pin19

Close to AR8114 Pin25



Close to AR8114 Pin6

<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **Atheros AR8114/8132**

Size: A3 Document Number: **LA14** Rev: SB



Date: Thursday, May 07, 2009 Sheet 24 of 52

# LAN Connector

落



## 10/100 Lan Transformer



1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

**RJ11 signal must leave the other signal or power plane 100mil.**

DOC\_TIP,DOC\_RING,TIP,RING:  
W/S : 10/100 @ Surface layers  
10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN Connector**


Size A3 Document Number: **LA14** Rev: **SB**

Date: Thursday, May 07, 2009 Sheet 25 of 52



## PC BEEP GAIN CONTROL

Default gain is -6dB without populating the 10K-ohms pull-down resistors going to GPIO1 and GPIO2.



GAIN	10K GPIO RESISTORS	
	R105	R106
0dB	Populate	Populate
-6dB	Omit	Omit
-12dB	Populate	Omit
-18dB	Omit	Populate

<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Azalia codec CX20561**


Size A3 Document Number **LA14** Rev **SB**

Date: Thursday, May 07, 2009 Sheet 26 of 52






# AUDIO OP AMPLIFIER

落




1009 modify net name for GND to AGND




1009 modify net name for GND to AGND

1 1230 modify U1 1009 modify net name for GND to AGND




74.01454.A13

1009 modify net name for GND to AGND



1 1230 delete Q1


1014 swap these nets



SB 1204 modify RN36

## AC decoupling

1 1222 modify R5




<Core Design>


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			AUDIO AMP		
Size	Document Number				Rev
	LA14				SB
Date:	Thursday, May 07, 2009	Sheet	27	of	52


# MIC IN



# LINE OUT



# Internal Speaker



<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>AUDIO JACK</b>
Size	Document Number	Rev	
	<b>LA14</b>	<b>SB</b>	
Date: Thursday, May 07, 2009	Sheet 28	of	52


# MDC 1.5 CONN

0912 add the part for EMI demand

1002 modify MDC1

**SB**

1112 delete MDC function



<Core Design>


**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>MDC</b>		
Size	Document Number	Rev
	<b>LA14</b>	<b>SB</b>
Date: Thursday, May 07, 2009	Sheet 29	of 52




# Mini Card Connector(WLAN)

落




1021 modify TC16

Place near MINIC1





<Core Design>

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>MINI CARD</b>		
Size	Document Number	Rev
	<b>LA14</b>	<b>SB</b>
Date: Thursday, May 07, 2009	Sheet 31 of 52	




1 1224 delete R165 and add RN64




0930 modify FAN1  
1017 modify FAN1  
1 1224 modify FAN1

Layout notice :  
Both H\_THERMDA and THERMDC routing  
10 mil trace width and 10 mil spacing




1. For CPU Sensor  
CC272 must be near Q7  
C377 must be near EMC2102




2. System Sensor, Put between CPU and NB.

Layout notice : Both EMC2102\_DN2 and EMC2102\_DP2 routing  
10 mil trace width and 10 mil spacing



3. HW T8 sensor

Layout notice : Both EMC2102\_DN3 and EMC2102\_DP3 routing  
10 mil trace width and 10 mil spacing




C51 must be near Q8  
C373 must be near EMC2102

PIN9  
GND = Channel 1  
OPEN = Channel 3  
+3.3V = Disabled

PIN10  
GND = Fan is OFF  
OPEN = Fan is at 60% full-scale  
+3.3V = Fan is at 75% full-scale


SB 1125 modify RN40 and delete RN42



32K suspend clock output

1 1223 modify the net (EMC2102\_CLK\_SEL)

LA14 SA->SB  
0403 Change Q21,Q22 from 84.27002.W31 to 84.27002.Y31




(dummy, KBC already delay)

GND = Internal Oscillator Selected  
+3.3V = External 32.768kHz Clock Selected

TRIP\_SET Pin Voltage  
V\_DEGREE  
= (((Degree-75)/21) T8 90 degree

Title		Rev	
Size		Document Number	
Date		Sheet	
Thursday, May 07, 2009		32 of 52	
<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchi, Taipei Hsien 221, Taiwan, R.O.C.			
<b>Thermal/Fan Controller</b> <b>LA14</b>			
<b>SB</b>			







LA14 SA->SB  
0330 Modify NOVO\_BTN#

1  
I224 modify ERN2

1013 modify U40 from 72.25X16.001 to 72.25X16.A01  
0912 add the part for EMI demand



### GOLDEN FINGER FOR DEBUG BOARD




<Core Design>

<b>緯創資通 Wistron Corporation</b>		
<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>		
<b>BIOS/GOLDEN FINGER</b>		
Size	Document Number	Rev
	<b>LA14</b>	<b>SB</b>
Date: Thursday, May 07, 2009	Sheet 34 of 52	




# TOUCH PAD




<Core Design>

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>Title</b>		
<b>Touch pad</b>		
Size	Document Number	Rev
	<b>LA14</b>	<b>SB</b>
Date: Thursday, May 07, 2009		
Sheet	35	of 52







LA14\_SA  
0205 remove signals(TP\_LOCK\_LED,TP\_LOCK\_LED#,TP\_LOCK\_LED#\_R)and R132,Q17





LA14\_SA  
0205 ADD signal NOVO\_BTN#

LA14\_SA  
0205 modify POWERCN1 from 20.K0384.016 to 20.K0204.006  
0223 modify POWERCN1 from 20.K0204.006 to 20.K0382.006




LA14\_SA  
0205 remove EC49




1226 modify TP\_L1 and TP\_R1

1017 modify RN60



TP\_LEFT 35,48  
TP\_RIGHT 35,48

## Cover Up Switch




1016 modify U4

1017 modify U4


1017 add U61,R52,EC24 and EC23

1020 delete U61,R52,EC24 and EC23



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>SWITCHS</b>		
Size	Document Number	Rev
	<b>LA14</b>	<b>SB</b>
Date: Thursday, May 07, 2009		
Sheet 37		of 52



LA14\_SA  
0205 modify LED11 from 83.00195.G70 to 83.00190.L70

LA14 SA->SB  
0401 Change from 83.00190.L70 to 83.19223.D70  
0401 ADD R293,Q29

LA14\_SA  
0205 modify LED13 from 83.00195.G70 to 83.00190.L70

LA14\_SA  
0205 add LE14,R294

LA14\_SA  
0205 add LE12

LA14\_SA  
0209 Change R305,R291,R294,R130,R3 from 29L2589AA to 64.33005.6DL

LA14 SA->SB  
0331 Change LED11,LED12,LED14,LED15 from 83.19213.H70 to 83.00191.D70


<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **LED**

Size: Document Number: **LA14** Rev: **SB**

Date: Thursday, May 07, 2009 Sheet 38 of 52




LA14 SA->SB  
0403 Change Q12 from 84.27002.D3F to 84.27002.E3F




LA14 SA->SB  
0403 Change D8 from 83.00016.B11 to 83.00016.K11

UMA Two Phase			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: RUN POWER and 3D3V_AUX_S5			
Size	Document Number	Rev	SB
	LA14		
Date: Thursday, May 07, 2009	Sheet 39	of	52


**CPU\_CORE**  
ISL6266A




**TPS51125**  
5V/3D3V




**RT9018A**  
1D5V\_S0




**RT9026** 0D9V\_S0




**TPS51124**  
1D8V/1D05V



**Adapter**



**Charger BQ24745**




<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title <b>Power Sequence Logic</b>		
Size B	Document Number <b>LA14</b>	Rev <b>SB</b>
Date: Thursday, May 07, 2009	Sheet 40	of 52








### 1D5V\_S0 Iomax=2.5A




### 20081001

### Iomax=1A OCP>2A



<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>1D5V &amp; 0D9V</b>			
File	Document Number		Rev
Size A3	LA14		SB
Date: Thursday, May 07, 2009	Sheet 43	of	52




$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$   
 $I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in}-V_{out}) * V_{out}) / V_{in})$   
 I/P cap: 10U 25V K1206 X5R/ 78.10622.52L

20081117

0204 modify these symbol of C531and C532

2008/06/16



1222 modify R277,R278

SB 1121 modify R271,R272

Modify 0429 R271 change to 64.95315.55L

	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1+R2) / R2$  --> PWM mode  
 $V_{out} = 0.764V * (R1+R2) / R2$  --> Skip Mode

SB 1128 add TC26



$I_d = 7A$   
 $Q_g = 8.7 \sim 13nC$   
 $R_{dson} = 23 \sim 30mohm$

Cyntec 10\*10\*4  
 DCR=4.2mohm, Irating=16A  
 Isat=33A

$I_d = 7.7A$   
 $Q_g = 8.5 \sim 13nC$   
 $R_{dson} = 16.5 \sim 21mohm$

1D8V Iomax=10A  
 OCP>15A

1013 modify TC10 and add TC26


$I_d = 7A$   
 $Q_g = 8.5 \sim 13nC$   
 $R_{dson} = 23 \sim 30mohm$

Cyntec 10\*10\*4  
 DCR=4.2mohm, Irating=16A  
 Isat=33A

$I_d = 7.7A$   
 $Q_g = 8.5 \sim 13nC$   
 $R_{dson} = 16.5 \sim 21mohm$

1D05V Iomax=14A  
 OCP>24A

SB 1128 add TC25



1017 add TC25


79.3971V.6AL  
2nd = 79.3971V.E0L

<Core Design>

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title			TPS51124 1D8V 1D05V		
Size	Document Number	Rev		SB	
A3	LA14				
Date:	Thursday, May 07, 2009	Sheet	44	of	52


# Adaptor in to generate DCBATOUT



LA\_SA 0216 Change DC1 from 22.10037.F11 to 22.10037.H31




# BATTERY CONNECTOR



<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
<b>AD/BATT CONN</b>			
Title		Rev	
Size	Document Number	<b>LA14</b>	
Date: Thursday, May 07, 2009		Sheet 45	of 52






73.74125.L13  
2nd = 73.74125.L12

73.74125.L13  
2nd = 73.74125.L12

1016 modify U32


1017 add these parts(EC10,EC12,EC15-EC17,EC86) for EMI demand

1020 add the part(EC86) for EMI demand      1125 add the part(EC90) for EMI demand  
**SB** 1121 add the part(EC89) for EMI demand      1128 add EC94,EC95 for EMI demand



Modify 0506 SB->SC  
 Add EC89 and EC90 for EMI demand

1016 add GND1 and GND2 for EMI demand  
 1017 add GND3 and modify GND2 for EMI demand




1016 modify H35-H38  
 1016 delete H9-H12

LA14 SB 0402 modify H35-H36


1016 modify H31 and H32

SB 1120 remove H31 and H32



SB 1128 Add GND4, GND7, GND8


1 1230 Add GND9



Modify 0506 SB->SC  
 Add GND9 for EMI demand

LA14 SA->SB  
 0401 DY GND9  
 0402 Del GND4, GND7, GND8, GND9

LA\_SA 0218 Change H35-H38 from ZZ.00PAD.571 to ZZ.00PAD.801



SB 1128 Add H43

LA14 SA->SB  
 0401 DY H8  
 0402 Del H8

<Core Design>


**緯創資通**      **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **EMI/Spring/Boss**


Size	Document Number	Rev
	<b>LA14</b>	<b>SB</b>
Date: Thursday, May 07, 2009	Sheet 47 of 52	




1017 modify USB signal connection



SB  
1112 remove the signal( STDBY\_LED#\_R)



### Check test point



Test Point放在Dimm Door打開可量測處



<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b>			
<b>AFTE test point</b>			
Size	Document Number	Rev	
	<b>LA14</b>	<b>SB</b>	
Date: Thursday, May 07, 2009			
		Sheet 48	of 52


落



0910 delete F4(Page 18)  
 0910 update footprint of U15(Page 30)  
 0910 delete RIGHT1 and LEFT1(Page 33)  
 0910 modify net names of TP\_LEFT and TP\_RIGHT(Page 36)  
 0910 modify test points of AFTE and TPAD  
 0911 modify net name from LPC\_RST to PLT\_RST1#(Page 24)  
 0911 add net name(RBIAS,LED\_DUPLEX#,SMDATA,SMCLK)(Page 24)  
 0911 add net name(DVDD\_1\_8,ACZ\_SDATAIN0\_R,FLY\_P,FLY\_N,VREF\_LO,VREF\_HI)(Page 26)  
 0911 add net name(EAPD#\_R)(Page 27)  
 0912 modify the schematic of Page 33  
 0912 delete GMCH\_TXB\*(Page 7& 18)  
 0912 add these parts for EMI demand(page 7,18,20,21,23,26,28,29,30,32,33,34,35)  
 0915 modify net name from 10M/100M/1G\_LED# to 10M/100M\_LED#(page24,25)  
 0915 delete these parts for EMI demand(page 30)  
 0915 add EC34 for EMI demand(page3)  
 0915 add EC73 for EMI demand(page 12)  
 0915 modify LEDs port  
 0916 move net(SPI\_WP#) from U9 pin120 to pin25(page33)  
 0930 modify BLUE1(page22)  
 0930 add 2nd for SPK1, MIC1 and modify LOUT1 (page28)  
 0930 modify FAN1(page32)  
 0930 modify TPAD1(page35)  
 0930 modify KB1(page33)  
 0930 modify net name for BIOS demand(page33)  
 1001 delete these parts for EMI demand(ED1~8)  
 1009 modify net name for GND to AGND(page27)  
 1009 add R4,R5 for AC decoupling(page27)  
 1009 add R96(page30)  
 1013 modify TPAD1(page35)  
 1013 modify U40 from 72.25X16.001 to 72.25X16.A01(page 34)  
 1013 modify TC11 and add TC12(page42)  
 1013 modify TC10 and add TC26(page44)  
 1013 modify U2(page45)  
 1013 modify U3 and U31(page 46)  
 1013 modify R161 and R162(page41)  
 1013 modify card1(page 30)  
 1014 modify these LEDs(LED11,LED12)(page38)  
 1014 modify these nets(page 26)  
 1014 modify R258 from 10k to 20k ohm(page26)  
 1014 add ER5 for EMI deamnd(page3)  
 1015 modify LCD1 pin define(page 18)  
 1015 modify the power from 3D3V\_S5 to 5V\_S5(page38)  
 1015 modify TPAD1(page35)  
 1015 modify RN57(page28)  
 1015 modify F1(page18)

落


<Core Design>

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>Change List</b>		
Size	Document Number	Rev
	<b>LA14</b>	<b>SB</b>
Date: Thursday, May 07, 2009		Sheet 49 of 52

1016 modify L1,L2 and L3(page 19)  
 1016 modify XF1(page 25)  
 1016 modify RN53 and U10(page 24)  
 1016 modify U8(page19,47)  
 1016 modify U4(page 37)  
 1016 modify U23(page 43)  
 1016 modify X2(page12)  
 1016 modify X1(page 33)  
 1016 modify X3(page 3)  
 1016 modify D13(page 46)  
 1016 modify D23(page 20)  
 1016 modify D9(page 39)  
 1016 modify D4(page 19)  
 1016 modify Q3 and Q4(page45)  
 1016 modify Q18(page 36)  
 1016 modify Q15-Q17(page 36)  
 1016 modify Q27~Q30(page38)  
 1016 modify Q6 and Q14(page 32)  
 1016 modify Q8(PAGE 24)  
 1016 add GND1 nad GND2 for EMI demand(page 47)  
 1016 modify LCD1 pin define(page 18)  
 1016 delete H9-H12 and modify H35-H38,H31,H32(page 47)  
 1017 add these parts for EMI demand(page 47)  
 1017 delete these parts(EC208-EC210)(page 7)  
 1017 modify BLUE1(page 22)  
 1017 modify FAN1(page 32)  
 1017 modify R291 and R293(page 38)  
 1017 add U61,R52,EC23 and EC24(page 37)  
 1017 modify RN60(page37)  
 1017 add TC25(page 44)  
 1017 add GND3 and modify GND2 for EMI demand(page 47)  
 1017 modify USB signal connection(page13,18,22,23,30,31,48)  
 1020 delete C537 for Power demand(page42)  
 1020 add the part(EC86) for EMI demand(page 47)  
 1020 delete U61,R52,EC24 and EC23(page 37)  
 1020 delete TC14,TC15(page 47)  
 1021 modify TC16(page 31)  
 1021 delete TC23(page 23)  
 1021 modify TC5(page 20)  
 1021 modify and swap these parts(USB1 and USB2)(page 23)  
 1021 modify SATA1(page 20)  
 1022 modify DC1(page 45)

落

<Core Design>

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
<b>Change List</b>		
Size	Document Number	Rev
	<b>LA14</b>	<b>SB</b>
Date: Thursday, May 07, 2009	Sheet 50 of	52

SA to SB

1106 modify net connection of RN46 and RN44(page33) for layout demand  
 1106 modify LED11 and LED12(page38) for fixing issue  
 1106 modify LED power from 5V\_S5 to 5V\_AUX\_S5(page38) for customer demand  
 1112 remove the signal(STDBY\_LED#\_FR)page38 for customer demand  
 1112 remove these signals( STDBY\_LED#\_FR and STDBY\_LED#\_R) and R131(page36) for customer demand  
 1112 remove the signal( STDBY\_LED#\_R)page36 for customer demand  
 1112 remove the signal( STDBY\_LED#\_R)and TP253(page48) for customer demand  
 1113 modify C103 and C106(page24) for crystal issue  
 1113 modify 2nd of U19(page26)  
 1113 modify 2nd of U43(page39)  
 1113 modify 2nd of U44(page10)  
 1113 modify U48(page22)  
 1117 delete MDC function(R231,R237,R232,R234)(page12)  
 1117 delete TC19(page 47) for ME deamnd  
 1118 modify PCB Ver. from SA to SB(page33)  
 1118 delete TC12(page42) for layout demand  
 1118 delete TC27(page9) for layout demand  
 1118 delete R107 and add L18 for cost down  
 1119 modify R130 and R133(page 36) for LED brightness  
 1119 modify EC52 and EL3(page45) for EMI demand  
 1119 modify SPK1(page 28) for ME deamnd  
 1119 add G84 for RTC reset demand  
 1120 modify EC78for EMI demand((page10)  
 1120 modify PowerCN1 pin3 and remove EC44(page36) fro LED function  
 1120 remove H31 and H32(page47)for ME demand  
 1120 add RN61 and RN62(page3) for layout demand  
 1120 swap these nets(CLK\_MCH\_3GPLL,CLK\_MCH\_3GPLL#, CLK\_PCIE\_MINI1,CLK\_PCIE\_MINI1#)(page3)for CLK REQ demand  
 1120 add the net( SATACLKREQ#)(page3,13)for CLK REQ demand  
 1120 move these nets (CLK\_PCIE\_MINI1,CLK\_PCIE\_MINI1#)(page3)for CLK REQ demand  
 1120 modify RN61 and RN62(page3)for CLK REQ demand  
 1121 add EC87 for EMI demand(page18)  
 1121 add the part(EC89) for EMI demand(page47)  
 1121 add the part(EC88) for EMI demand(page45)  
 1121 modify R18,C43(page41) for Power demand  
 1121 modify R275(page42)for Power demand  
 1121 modify R271,R272,R286 and L16(page44) for Power demand  
 1124 modify U42 and delete R182,R185 (page32) for thermal function  
 1124 modify these names of these nets(G7922\_SGND2,G7922\_SGND3...) (page32) for thermal function  
 1124 add R302(page3) for clock gen function  
 1125 add the part(EC90) for EMI demand(page47)  
 1125 add the part(EC91) for EMI demand(page45)  
 1125 modify R125,R126(page18) for LCD brightness control  
 1125 modify RN40 and delete RN42(page32) for layout demand  
 1125 add EC92 and EC93 for EMI demand(page 22)  
 1126 add these nets (PCIE\_REQ\_LAN#,PCIE\_REQ\_MINI#)(page3)for CLK REQ demand  
 1126 delete R230,R233,R235,R236 and RN63(page12) for removing MDC function  
 1126 add C541 and modify R101(page26) for codec function  
 1126 modify RN61 and RN62(page3) for layout demand  
 1126 modify EU1,EU2 and add EU3,EU4 for EMI demand(page28)  
 1127 modify CRT1(page19) for customer demand  
 1127 swap the nets of RN61 and RN62 for layout demand(page3)  
 1127 modify BAT1(page45) for ME demand  
 1127 modify U27(page44) for power demand

1127 modify C377(page32) for thermal function  
 1128 Add H43,GND4,GND7,GND8(page47) for EMI demand  
 1128 modify LCD1(page18) for cost down  
 1128 Add L19(page24) for vender demand  
 1128 add EC94,EC95 for EMI demand(page47)  
 1201 modify C3 (page18)  
 1201 modify EC6-9(page28)  
 1204 modify RN36  
 1204 modify second source of RJ1

落

<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
<b>Change List</b>			
Size	Document Number	Rev	
	<b>LA14</b>	<b>SB</b>	
Date: Thursday, May 07, 2009	Sheet 51	of	52

SB to 1

1222 modify U42 for customer demand(page32)

1222 modify these names of nets (BMC2102\_DN2,DP2,DN3,DP3,PWROK,FAN\_TACH,FAN\_DRIVE) (page32)

1222 modify RN58 from 68 to 56 ohm for customer demand(page28)

1222 modify PCB Ver. from SB to -1(page33)

1222 modify TC5 for HDD side(page20)

1222 modify card1 from 20.I0043.001 to 20.I0043.011for CE demand(PAGE30)

1223 modify the net(EMC2102\_CLK\_SEL) for reducing component (page32)

1223 modify the net(RSMRST#) for reducing component(page33)

1224 dummy C6(page27)

1224 add R306 for FSB Dynamic ODT(dummy) (page7)

1224 add R307 and R308 for LAN co-layout demand(page24)

1224 modify FAN1for CE demand(page32)

1224 remove R113 for reducing component (page39)

1224 modify RN54 for reducing component (page12)

1224 modify R191,RN48 and this net AD\_OFF for reducing component (page33)

1224 modify D5(dummy)(page20)

1224 delete R165 and add RN64 for reducing component (page32)

1226 modify TP\_L1 and TP\_R1 for ME demand(page37)

1226 modify R100 and C240(dummy) (page30)

1226 delete R96 for reducing component (page30)

1229 modify C76,C77 from 12pF to 15pF for vender demand(page12)

1229 modify L19 for vender demand(page24)

1229 modify U30 for cost down(page18)

1229 modify U44 for cost down(page10)

1229 modify R20 for power team demand(page41)

1230 modify the name of net(RST#\_CHIP)(beacuse R97 was removed)(page30)

1230 modify ODD1 for CE demand(page21)

1230 modify C33,C34 for power team demand (page41)

1230 modify D14 for CE demand(page33)

1230 Add C393,C398 for power team demand(page46)

1230 Add GND9 for EMI demand(page47)

1230 dummy C507(page26)

1230 delete Q1 and modify U1 for new AMP IC(page27)

1230 delete RN35 and add R309(page27)

1231 modify R80 for clock gen voltage(3.3V to 1.05V) (page3)

1231 modify ODD1 for ME demand(page21)

0105 modify R3,R128,R129,R130,R132 and R133 for LED brightness conrtol(page36)

0105 modify R291,R292,R293 and R294 for LED brightness conrtol (page38)

0105 modify L1,L2 and L3 for EMI demand(page19)

0112 modify TC10(page44)

0113 modify ODD1 for ME demand(page21)

0113 modify U34,U38,U6,U7,U36 and U37 for power demand(page41)

0113 modify U23 and U29 for power demand(page42)

0113 modify U25,U27,TC10 and L16 for power demand(page44)

1 to 1M

0121 modify PCB Ver. from 1 to 1M(page33)

0121 add R310(page26)

0204 add R457,R458 for power demand(co-layout)(page42)

0204 modify R130,R132 and R133 for LED brightness conrtol(page36)

0204 modify KB1 for CE demand(add mylar)(page33)

0204 modify the symbol of C22 (page41)

0204 modify these symbol of C531and C532 (page44)

0204 modify these symbol of EC52 and EC53 (page45)

0204 modify the symbol of EC74 (page23)

0 ohm to short pad

1222 modify R277,R278(page44)

1222 modify R135,R5(page27)

1222 modify R58(page25)

1222 modify R136~140,R142~R144,R146,R149(page41)

1222 modify R21,R22(page41)

1222 modify R80,R87(page3)

1222 modify R252(page10)

1222 modify R209(page13)

1222 modify R68,R69,R79(page24)

1222 modify R97(page30)

1222 modify R159(page31)

1222 modify R189(page33)

1222 modify R281(page42)

1222 modify ER1~ER4(page28)


1224 modify R91(page3)

1224 modify R67,R71(page24)

1224 modify ERN2(page34)

落

<Core Design>

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>Change List</b>		
Size	Document Number	Rev
	<b>LA14</b>	<b>SB</b>
Date: Thursday, May 07, 2009	Sheet 52 of	52