

COMPAL CONFIDENTIAL

MODEL NAME : BAL20
PCB NO : DAZ1P600100
BOM P/N : 431A2K31L01

SKL-U+MEC1404 board

2016-06-21

REV : 1.0 (A00)

@ : Un-pop Component
UMA@/DIS@ : UMA & DIS Type
KBL@/SKL@ : CPU Type
EC@ : EC
JP@/PJP@ : JUMP

EMI@/ESD@/RF@ : EMI, ESD and RF Component
@EMI@/@ESD@/@RF@ : EMI, ESD and RF Un-POP Component
CMC@ : XDP Component
CONN@ : Connector Component
TP_WAKE@/NTP_WAKE@ : TouchPad wake
KBBL@ : KB Backlight
3D@/3D@EMI@ : 3D Camera
@3D@ : 3D Camera Un-POP Component

M1_70R1@ : GPU R1
M1_70R3@ : GPU R3
2G@/2G_H@/2G_S@/2G_M@ : VRAM type
4G@/4G_H@/4G_S@/4G_M@ : VRAM type

zzz

PCB

DAZ1P600100
PCB@
PCB BAL20 LA-D801P LS-D801P/D802P/D803P

KBL R3

UC1
i7-R1
SA0000A344L
i7KBL2.7G_R3@
S IC FJ8067702739740 SR2ZV H0 2.7G A31!


UC1
i5-R1
SA0000A374L
i5KBL2.5G_R3@
S IC FJ8067702739739 SR2ZU H0 2.5G A31!

SKL R3

UC1
i7-R3
SA000092P3L
i7SKL2.5G_R3@
FJ8066201930408 SR2EZ D1 2.5G A31!

UC1
i5-R3
SA000092O3L
i5SKL2.3G_R3@
FJ8066201930409 SR2EY D1 2.3G A31!

Layout Dell logo




COPYRIGHT 2014
ALL RIGHT RESERVED
REV: X00
PWB: 9HTP8

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY		
Compal Electronics, Inc.		
Title Cover Page		
Size	Document Number LA-D801P	Rev A00
Date: Tuesday, June 21, 2016	Sheet 1	of 61

Block Diagram



PCB Stack	
1.2mm/8L	
L1:	Top
L2:	GND
L3:	Signal
L4:	VCC
L5:	Signal
L6:	Signal
L7:	GND
L8:	BOT

Confidential for Dell Review

POWER STATES

State \ Signal	SLP S3#	SLP S4#	SLP S5#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	ON	OFF	OFF	OFF
G3	OFF	OFF	OFF	OFF	OFF	OFF	OFF

USB PORT#	DESTINATION
1	USB3.0 Port1
2	USB3.0 Port2
3	IO/DB
4	N/A
5	CCD
6	Card Reader
7	Touch Screen
8	BT
9	N/A
10	N/A

USB3.0	SSIC	PCIE	SATA	DESTINATION
USB3.0-1				USB3.0 Port1
USB3.0-2	SSIC-1			USB3.0 Port2
USB3.0-3	SSIC-2			3D Camera
USB3.0-4				N/A
USB3.0-5		PCIE-1		GPU
USB3.0-6		PCIE-2		GPU
		PCIE-3		GPU
		PCIE-4		GPU
		PCIE-5		WLAN
		PCIE-6		10/100M LAN
		PCIE-7	SATA-0	SATA HDD
		PCIE-8	SATA-1	SATA ODD
		PCIE-9		N/A
		PCIE-10		N/A
		PCIE-11	SATA-1*	N/A
		PCIE-12	SATA-2	N/A

PM TABLE

State \ power plane	+RTC_CELL	B+	+1.0V_PRIM +1.0V_MPHYGT +1.8V_PRIM +3VALW +3VALW_PCH +3.3V_ALW_DSW +5VALW	+1.0V_VCCST +1.2V_DDR +2.5V_MEM	+1.0VS_VCCIO +1.0V_VCCSTG +VCC_GT +VCC_SA +VGA_CORE +VCC_CORE +0.6V_DDR_VTT
S0	ON	ON	ON	ON	ON
S3	ON	ON	ON	ON	OFF
M3	ON	ON	ON	ON	OFF
S4&S5 / AC	ON	ON	ON	OFF	OFF
S4&S5 / AC doesn't exist	ON	ON	OFF	OFF	OFF
G3	ON	OFF	OFF	OFF	OFF


Board ID & Model ID table

Item	Pull-down	Pull-up	Voltage	Board ID/Model ID
1	100	10.0	3.000	EVT
2	100	13.7	2.902	DVT1
3	100	17.8	2.801	DVT2
4	100	22.1	2.703	
5	100	27.0	2.598	
6	100	32.4	2.492	
7	100	37.4	2.402	
8	100	49.9	2.201	Pilot
9	100	57.6	2.094	
10	100	64.9	2.001	
11	100	73.2	1.905	
12	100	82.5	1.808	
13	100	93.1	1.709	
14	100	107.0	1.594	
15	100	120.0	1.500	
16	100	137.0	1.392	
17	100	154.0	1.299	
18	100	200.0	1.100	
19	100	232.0	0.994	

Confidential

for DPM review

CPU PWR
GPU PWR
Peripheral Device PWR






Confidential for Review

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
Power Rail	
Title	Rev A00
Size	Document Number
LA-D801P	
Date: Tuesday, June 21, 2016	Sheet 4 of 61



SCL DIMMA
SDA DDR4
SMBus Address: 000

SCL DIMMB
SDA DDR4
SMBus Address: 010

SMBCLK dGPU
SMBDATA EXO
SMBus Address: 0x41 / 0x41

SCL Thermal
SDA NCT7718W
SMBus Address: 1001100xb (x is R/W bit)

TP CONN
SMBus Address: \$2C

SCL BATT CONN
SDA
SMBus Address: 0x01

SDA Charger
SCL ISL95521HRZ-T
SMBus Address: 0001001 (R/W#)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title: **SMBus Block diagram**


Size: Document Number **LA-D801P** Rev: A00

Date: Tuesday, June 21, 2016 Sheet 5 of 61



COMPENSATION PU FOR eDP
 CAD Note: Min trace width=5 mils, Spacing=25mil, Max length=600 mils.

SKL-U Ballout Rev0.71 & INTEL symbol Rev1.0



Confidential for Dell review

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Title		MCP(1/14)DDI,EDP,CSI2,EMMC	
Size	Document Number	Rev A00	
Date: Tuesday, June 21, 2016		Sheet 6 of 61	

LA-D801P

DDR4 Interleaved Memory



Confidential

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		MCP(2/14)DDR4	
Size	Document Number		
LA-D801P		Rev	A00
Date:	Tuesday, June 21, 2016	Sheet	7 of 61





FIGURE 2-4: MEC1404 TOPOLOGY FOR SHARED SPI FLASH DEVICE



Confidential for Dell Review

ONE_DIMM#

HIGH	1 DIMM
LOW	2 DIMM

DIMM Detect

HIGH	1 DIMM
LOW	2 DIMM

[14] XDP_SPI_S1 RC40 1 CMC@ 2 1K 0402 1% PCH_SPI_D0_R1

[14] XDP_SPI_IO2 RC41 1 CMC@ 2 1K 0402 1% PCH_SPI_D2_R1

RC40/41 place to within 1100 mil of SPIO_MOSI/SPIO_IO2 pin for XDP

PCH

PCH_SPI_D1_R1	RC22	1	2	33	0402	5%	PCH_SPI_D1_R	[25]
PCH_SPI_D0_R1	RC23	1	2	33	0402	5%	PCH_SPI_D0_R	[25]
PCH_SPI_CLK_R1	RC24	1	2	33	0402	5%	PCH_SPI_CLK_R	[25]
PCH_SPI_D3_R1	RC25	1	2	33	0402	5%	PCH_SPI_D3_R	[25]
PCH_SPI_D2_R1	RC26	1	2	33	0402	5%	PCH_SPI_D2_R	[25]

128Mb Flash ROM

PCH_SPI_CS#_R1	RC176	1	2	15	0402	1%	PCH_SPI_CS#_R	[25]
PCH_SPI_D2_R	RC176	1	2	15	0402	1%	PCH_SPI_D2_R	[25]
PCH_SPI_D3_R	RC177	1	2	15	0402	1%	PCH_SPI_D3_R	[25]
PCH_SPI_D0_R	RC178	1	2	15	0402	1%	PCH_SPI_D0_R	[25]
PCH_SPI_D1_R	RC180	1	2	15	0402	1%	PCH_SPI_D1_R	[25]

SMB -> DDR4

QC1A DMN66D0LDW-7_SOT363-6

QC1B DMN66D0LDW-7_SOT363-6

SMBCLK → PCH_SMBCLK [20,21]

SMBDATA → PCH_SMBDATA [20,21]

SML1 -> EC,DGPU,THM

W3 SML1CLK → SML1CLK [25,30,41]

W3 SML1DATA → SML1DATA [25,30,41]

W1 GPP_C5 → GPP_C5

W2 SML0_SMBCLK → SML0_SMBCLK

W2 SML0_SMBDATA → SML0_SMBDATA

LPC LAD0-LAD3

AY13 → LPC_LAD0 [25]

BB13 → LPC_LAD1 [25]

AY12 → LPC_LAD2 [25]

BA12 → LPC_LAD3 [25]

BA11 → SUS_STAT#/LPCPD# [25]

CLKRUN#

AW9 AY9 → CLKRUN# [25]

AW11 → CLKRUN# [25]

RC27-RC36

PCH_SMBDATA → RC27 2 2K 0402 5%

PCH_SMBCLK → RC28 2 2K 0402 5%

SMBCLK → RC29 1 1K 0402 5%

SMBDATA → RC30 1 1K 0402 5%

SML1CLK → RC31 1 1K 0402 5%

SML1DATA → RC32 1 1K 0402 5%

SML0_SMBCLK → RC33 1 1K 0402 5%

SML0_SMBDATA → RC34 1 1K 0402 5%

SUS_STAT#/LPCPD# → RC35 1 8.2K 0402 5%

CLKRUN# → RC36 1 8.2K 0402 5%

Int. PD.

PCH_SMB_ALERT# → RC37 1 8.2K 0402 5%

TLS CONFIDENTIALITY	
HIGH	ENABLE
LOW(DEFAULT)	DISABLE

Int. PD.

GPP_C5 → RC38 1 10K 0402 5%








EC interface	
HIGH	ESPI
LOW(DEFAULT)	LPC

Modify Value to 150k for WW52 MOW 2015/03/03 Jason

GPP_B23 → RC39 1 CMC@ 2 150K 0402 5%

EXI BOOT STALL BYPASS	
HIGH	ENABLE
LOW(DEFAULT)	DISABLE

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





VRAM ID (PCBA VRAM Size Config.)	VBIOS_ID3 (GPP_A22)	VBIOS_ID2 (GPP_A23)	VBIOS_ID1 (GPP_B17)
2G GDDR5	0	0	0
4G GDDR5	0	0	1
2G DDR3	0	1	0
Reserved	0	1	1

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
 Title: **MCP(4/14)GSP,I2C,UART,ISH**
 Size: Document Number **LA-D805P** Rev: A00
 Date: Tuesday, June 21, 2016 Sheet 9 of 61

[40] PEG_HTX_C_GRX_P[0..3] >> PEG_HTX_C_GRX_P[0..3]
 [40] PEG_HTX_C_GRX_N[0..3] >> PEG_HTX_C_GRX_N[0..3]
 [40] PEG_GTX_C_HRX_P[0..3] << PEG_GTX_C_HRX_P[0..3]
 [40] PEG_GTX_C_HRX_N[0..3] << PEG_GTX_C_HRX_N[0..3]












Confidential for Dell Review

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

		Title		Rev	
		MCP(5/14)PCI,USB,SATA		A00	
Size		Document Number		Rev	
		LA-D801P		A00	
Date:		Tuesday, June 21, 2016		Sheet 10 of 61	



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title: **MCP(6/14)CLK,PM,RTC**



Size: Document Number **LA-D801P** Rev: A00

Date: Tuesday, June 21, 2016 Sheet 11 of 61



ME_FWP_EC

- LOW = ENABLE -->ME lock, can't update ME
- HIGH = DISABLE -->ME un-lock, can update ME



TOP SWAP STRAP	
HIGH	ENABLE
LOW(DEFAULT)	DISABLE

Flash Descriptor Security override	
HIGH	DISABLE
LOW(DEFAULT)	ENABLE

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title: **MCP(7/14)MISC,JTAG,HDA,SDIO**
 Size: Document Number
 Date: Tuesday, June 21, 2016 Sheet 12 of 61



Rev A00
LA-D801P



CFG[2][5][6][7] for SKYLAKE-H CPU CFG strap pin



From WW48 MOW
 Stuff 100k(RC138) for Cannonlake
 Un-stuff 100k(RC138) for Skylake

P.AR56 ZVM# for SKYLAKE-U 2+3e only

Confidential for Dell Review

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Title		MCP(8/14)CFG,RSVD	
Size	Document Number	LA-D801P	
Date:	Tuesday, June 21, 2016	Sheet	13 of 61

Rev A00


Connector Less Routing Topology

PRIMARY CMC CONN







DCI Link
RC142 need POP
RC146 need POP



Place to CPU side



Place to CPU side



Confidential for Dell review

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Title		MCP(9/14)XDP	
Size	Document Number	Rev	A00
Date: Tuesday, June 21, 2016		Sheet 14 of 61	


+VCC_CORE: 0.3~1.35V



VCCOPC, VCCOPC_1P8, VCCEOPIO for SKYLAKE-U 2+3e (w/ on package cache)

PSC(Primary side cap) : Place as close to the package as possible
BSC(Backside cap) : Place on secondary side, underneath the package

Component placement order:
Package edge > 0402 caps > 0805 caps > Bulk caps > Power source



CAD Note: Place the PU resistors close to CPU close to CPU 300 - 1500mils

CAD Note: Place the PU resistors close to CPU close to CPU 300 - 1500mils

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.



Title		MCP(10/14)PWR-VCC CORE	
Size	Document Number	LA-D801P	
Date:	Tuesday, June 21, 2016	Sheet	15 of 61
		Rev	A00

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

+VCCGT: 0.3~1.35V
 +VCCGTX : 0.3~1.35V



Confidential for Dell review


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.






Title		MCP(11/14)PWR-VCCGT	
Size	Document Number	Rev	
	LA-D801P	A00	
Date:	Tuesday, June 21, 2016	Sheet	16 of 61


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Annotation:
1.35V in DDR3L
1.2V in LPDDR3 and DDR4



+1.0V_VCCST source
I_{max} : 0.24 A
JP2 Always Short




+1.0V_VCCSTG source
I_{max} : 3.4 A + 0.04A

DELL CONFIDENTIAL/PROPRIETARY










PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

		Compal Electronics, Inc.	
		MCP(12/14)PWR-VCCIO, MEM	
Size	Document Number	LA-D805P	
Date:	Tuesday, June 21, 2016	Sheet	17 of 61

+1.0V_MPHYGT source



PCH PWR



Confidential


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Title		MCP(13/14)PCH PWR	
Size	Document Number	Rev A00	
Date: Tuesday, June 21, 2016		Sheet 18 of 61	



For Pre-ES Parts: Disconnect PCH CORE_VID[1:0] to the VR and fix PCH VCCPRIM_CORE voltage at 1.00 V.

- R1: not populated
- R2, R3: populated to set VCCPRIM_CORE to 1.00V. Consult with VR vendor for appropriate values.
- R4, R5 (feedback resistor): populated if needed. Some VRs only support up to 0.95V natively with VID options. 1.00 V should be created by selecting 0.95V option and using feedback resistors to shift voltage up 50 mV. Consult with VR vendor for appropriate values for proper VR operation while minimizing power consumption

For ES and Later Parts: Connect PCH CORE_VID[1:0] to the VR.

- R1: populated
- R2, R3: not populated
- R4, R5 (feedback resistors): populated if needed to obtain appropriate voltage per the updated PCH VID encoding table above. Consult with VR vendor for appropriate values

For VRs that only support up to 0.95V natively with VID options, using R4 and R5 to shift the voltage table up 50mV will result in the LPM voltage output being shifted up slightly. If the VR supports LPM voltage, the specified, lowest supportable voltage is 0.70V for optimized power consumption. With R4, R5 configured to shift from 0.95V to 1.00V, the LPM voltage will effectively be shifted from 0.70V to ~0.75V. This will not be a functional issue for the platforms, but will slightly de-optimize power consumption. It is recommended that customers work with their VR vendors to adjust to the new voltage table.

Compal Confidential

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Title		MCP(14/14)VSS	
Size	Document Number	Rev	
	LA-D801P	A00	
Date:	Tuesday, June 21, 2016	Sheet	19 of 61

[7] DDR_A_D[0..63]
 [7] DDR_A_MA[0..13]
 [7] DDR_A_DQS[0..7]
 [7] DDR_A_DQS[0..7]


Layout Note:
Place near JDIMM1.257,259








Layout Note:
Place near JDIMM1.258



Layout Note:
Place near JDIMM1.255



Layout Note:
Place near JDIMM1





All VREF traces should have 10 mil trace width

Confidential


Security Classification	Compal Secret Data		Title	
Issued Date	2015/01/30	Deciphered Date	2016/12/31	DDR4 DIMMA RVS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-D801P
				Rev A00
				Date: Tuesday, June 21, 2016
				Sheet 20 of 61

Layout Note:
Place near JDIMM2.258





Layout Note:
Place near JDIMM2.257,259



Layout Note:
Place near JDIMM2.255



Layout Note:
Place near JDIMM2



All VREF traces should have 10 mil trace width



Confidential

Security Classification	Compal Secret Data		Title DDR4 DIMMB STD
Issued Date	2015/01/30	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number LA-D801P Rev A00
Date: Tuesday, June 21, 2016			Sheet 21 of 61


Main Func = Other

Mind the voltage rating of the caps.

Screw hole/FD











Main Func = RTC






Confidential For Dell review


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	RTC/Screw hole/EMI cap
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-D801P
				Date:	Tuesday, June 21, 2016
				Sheet	22 of 61



CONN Pin	Net name
Pin1	SPK_R+
Pin2	SPK_R-
Pin3	SPK_L+
Pin4	SPK_L-




Main Func = Audio Jack



**Universal Jack
(Global Headset Jack + mic phone in + line in support)**

Layout Note:
Close to UA1


Main Func = Audio Jack



**Universal Jack
(Global Headset Jack + mic phone in + line in support)**

CLOSE TO JHP1

Security Classification	Compal Secret Data		Title	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Audio JACK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev A00
Date: Tuesday, June 21, 2016			Sheet 24 of 61	Document Number LA-D801P












UE1 EC@
EC Chip CPN
 MEC1404-NU-D0_VTQFP128_14X14
SA000084410

RE1 EC@

SD034100280	10K_0402_1%
SD034137280	13.7K_0402_1%
SD034178280	17.8K_0402_1%
SD034221280	22.1K_0402_1%
SD034270280	27K_0402_1%
SD034324280	32.4K_0402_1%
SD034374280	37.4K_0402_1%
SD034499280	49.9K_0402_1%
SD03457280	57.6K_0402_1%
SD034649280	64.9K_0402_1%
SD000008180	73.2K_0402_1%
SD000002780	82.5K_0402_1%
SD034931280	93.1K_0402_1%
SD034107380	107K_0402_1%
SD034120380	120K_0402_1%
SD034137380	137K_0402_1%
SD034154380	154K_0402_1%
SD034203080	200K_0402_1%
SD034232380	232K_0402_1%
SD034100380	100K_0402_1%













For Board ID Select

EVT	10K
DVT1	13.7K
DVT2	17.8K
Pilot	49.9K



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	EC MEC1404	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number	Rev
				LA-D801P	A00
			Date:	Tuesday, June 21, 2016	Sheet 25 of 61

Main Func = USB3.0 Port1






Confidential for Dell

Security Classification		Compal Secret Data		Title USB3.0 CONN	
Issued Date	2015/07/09	Deciphered Date	2016/07/31		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-D801P	A00
Date:	Tuesday, June 21, 2016	Sheet	26	of	61


Main Func = USB3.0 Port1/Port2

SY6288D Support 2A




Main Func = USB3.0 Port3


SY6288D Support 2A



USB2.0




CardReader



I/O Board Connector

**CardReader
USB2.0**











Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	
				LA-D801P	
Date:	Tuesday, June 21, 2016	Sheet	27	of	61






Main Func = LCD

INVERTER POWER

Main Func = CAM



Main Func = TS



EE note: Never change R12/R13 to short pad after MP

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LCD/Cam/MIC/T.Panel Size Document Number LA-D801P Date: Tuesday, June 21, 2016 Sheet 28 of 61


Main Func = Power BTN



Main Func = Battery LED

Low actived from KBC GPIO


BJT
R1: 47 K
R2: 10 K



Main Func = PWR LED



Low actived from KBC GPIO

PWR LED Control
LOW actived from KBC GPIO




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	LED Board/Power Button
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-D801P	A00
Date: Tuesday, June 21, 2016				Sheet	29 of 61


Main Func = KB




CAP LED Control
LOW acted from KBC GPIO




Main Func = TPAD




Main Func = Thermal




Layout Note: DYN and DXP routing width and spacing is 10 mil/10 mil.
 Layout Note: C23 close U2



"FAN1_FB" PU 10k on EC side



Close to Thermal sensor and **Close to KBC**




TEMPERATURE (°C)	T_CRIT#					
	2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ	
ALERT#	77	87	97	107	117	
	79	89	99	109	119	
	81	91	101	111	121	
	83	93	103	113	123	
	85	95	105	115	125	


SATA HDD Connector

CONN	FFC
GND	S1 1
A+	S2 2
A-	S3 3
GND	S4 4
B-	S5 5
B+	S6 6
GND	S7 7
GND	P1
GND	P2
GND	P3
5V	P4 10
5V	P5 11
5V	P6 12
GND	P7
GND	P8


Layout Note:
Place near HDD1




@ESD@
Swap based on the swap report.




SOC TX
SOC RX



ODD ZiF Connector




SOC TX
SOC RX



Pin	Signal
1	GND
2	A+
3	A-
4	GND
5	B-
6	B+
7	GND
8	DP
9	+5V
10	+5V
11	MD
12	GND
13	GND

Main Func = WLAN A Key CONN







Support: Intel Dual Band Wireless-AC 3160

Compal Confidential

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-D801P
Date: Tuesday, June 21, 2016				Sheet 32 of 61

Main Func = HDMI




Confidential for Dell






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-D801P Date: Tuesday, June 21, 2016
			Rev	A00
			Sheet	33 of 61

LAN CHIP 10/100M


RTL8111GUS-CG	RTL8111G-CGT	RTL8106EUS-CG	RTL8106E-CG
			SA000065Y00
SWR mode	LDO mode	SWR mode	LDO mode
10/100/1000M	10/100/1000M	10/100M	10/100M



XTAL




+LAN_VDD33 Rising time (10%~90%) need >0.5mS and <100mS.



Confidential

LAN TransFormer 10/100M



Layout note:
30 mil spacing between MDI differential pairs.

Layout note:
30 mil spacing between MDI differential pairs.


Main:
SP050007K00, S X'FORM_HD-081-A LAN
2nd:
SP050008L00, S X'FORM_NS681677 LAN
Jason 2015/04/27

Follow Reference Schematic 0.01uF-0.4uF


Confidential for Dell

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/15	Deciphered Date	2016/07/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-D801P
Date:	Tuesday, June 21, 2016	Sheet	35 of 61	Rev
				A00

+5VS/+3VS for System



+3VALW_PCH for System





Confidential for Dell review

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title		DC to DC	
Size	Document Number		Rev
	LA-D805P		A00
Date:	Tuesday, June 21, 2016	Sheet	36 of 61

Vendor	PS8713B	TI	Spec	schematic netname	3Vs	GND
1	VDD	VCC	Same			
2	B_EQ0	EQ1	LL: 9.5dB (default) LH: 13dB HL: 4.5dB HH: 7.7 dB	USB3_EQ1_P0	RI23	@ RI32 @
3	DE0	DE1	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_DE1_P0	RI26	@ RI35 @
4	EQ1	OS1	LL: 9.5dB LH: 13dB HL: 4.5dB HH: 7.7 dB	USB3_OS1_P0	RI22	@ RI40 @
5	PD#	EN_RXD	it can be left open	USB3_ERD_P0	RI44	@ RI48 @
6	B_DE1	GND	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_P0_PIN6	RI53	@ RI49 @
7	REXT	NC	4.99K			RI56 4.99K
8	B_in	RX1-	Same			
9	B_in	RX1+	Same			
10	GND	GND	Same			
11	A_OUTn	TX2-	Same			
12	A_OUTp	TX2+	Same			
13	VDD	VCC	Same			
14	TST/NC	CM	4.7K ohm resistor for performance adjustment	USB3_CM_P0	RI42	@ RI46 @
15	A_EQ1	OS2	LL: 9.5 dB (default) LH: 13 dB	USB3_OS2_P0	RI19	@ RI87 @
16	A_DE0	DE2	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_DE2_P0	RI20	@ RI31 @
17	A_EQ0	EQ2	LL: 9.5 dB (default) LH: 13 dB	USB3_EQ2_P0	RI21	@ RI36 @
18	A_DE1	GND	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_P0_PIN18	RI52	@ RI50 @
19	A_in	RX2+	Same			
20	A_in	RX2-	Same			
21	GND	GND	Same			
22	B_OUTp	TX1+	Same			
23	B_OUTn	TX1-	Same			
24	I2C_EN	NC	this pin can be NC or connected to GND	NC		RI57 @



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				3D CAMERA
				Document Number
				LA-D801P
				Rev A00
				Date: Tuesday, June 21, 2016
				Sheet 37 of 61


Timing Diagram for S5 to S0 mode



Confidential for Dell review

DELL CONFIDENTIAL/PROPRIETARY

+3V/+0.95V/+1.8V for GPU







Confidential for Design Review

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				GPU Power
				Document Number
				LA-D805P
				A00
Date: Tuesday, June 21, 2016				Sheet 39 of 61


[10] PEG_HTX_C_GRX_P[0..3] → PEG_HTX_C_GRX_P[0..3]
 [10] PEG_HTX_C_GRX_N[0..3] → PEG_HTX_C_GRX_N[0..3]
 [10] PEG_GTX_C_HRX_P[0..3] → PEG_GTX_C_HRX_P[0..3]
 [10] PEG_GTX_C_HRX_N[0..3] → PEG_GTX_C_HRX_N[0..3]

No Use GPU Display Port output

PEG_HTX_C_GRX_P0	DIS@ 2	1	CV312	0.22U	0402	16V7K	PEG_HTX_GRX_P0	AF30	PCIE_RX0P	AH30	PEG_GTX_HRX_P0	DIS@ 2	1	CV1	0.22U	0402	16V7K	PEG_GTX_C_HRX_P0	
PEG_HTX_C_GRX_N0	DIS@ 2	1	CV306	0.22U	0402	16V7K	PEG_HTX_GRX_N0	AE31	PCIE_RX0N	AG31	PEG_GTX_HRX_N0	DIS@ 2	1	CV2	0.22U	0402	16V7K	PEG_GTX_C_HRX_N0	
PEG_HTX_C_GRX_P1	DIS@ 2	1	CV308	0.22U	0402	16V7K	PEG_HTX_GRX_P1	AE29	PCIE_RX1P	AG29	PEG_GTX_HRX_P1	DIS@ 2	1	CV3	0.22U	0402	16V7K	PEG_GTX_C_HRX_P1	
PEG_HTX_C_GRX_N1	DIS@ 2	1	CV305	0.22U	0402	16V7K	PEG_HTX_GRX_N1	AB28	PCIE_RX1N	AF28	PEG_GTX_HRX_N1	DIS@ 2	1	CV4	0.22U	0402	16V7K	PEG_GTX_C_HRX_N1	
PEG_HTX_C_GRX_P2	DIS@ 2	1	CV307	0.22U	0402	16V7K	PEG_HTX_GRX_P2	AD30	PCIE_RX2P	AF27	PEG_GTX_HRX_P2	DIS@ 2	1	CV5	0.22U	0402	16V7K	PEG_GTX_C_HRX_P2	
PEG_HTX_C_GRX_N2	DIS@ 2	1	CV309	0.22U	0402	16V7K	PEG_HTX_GRX_N2	AC31	PCIE_RX2N	AF26	PEG_GTX_HRX_N2	DIS@ 2	1	CV6	0.22U	0402	16V7K	PEG_GTX_C_HRX_N2	
PEG_HTX_C_GRX_P3	DIS@ 2	1	CV313	0.22U	0402	16V7K	PEG_HTX_GRX_P3	AC29	PCIE_RX3P	AD27	PEG_GTX_HRX_P3	DIS@ 2	1	CV7	0.22U	0402	16V7K	PEG_GTX_C_HRX_P3	
PEG_HTX_C_GRX_N3	DIS@ 2	1	CV304	0.22U	0402	16V7K	PEG_HTX_GRX_N3	AB28	PCIE_RX3N	AD26	PEG_GTX_HRX_N3	DIS@ 2	1	CV8	0.22U	0402	16V7K	PEG_GTX_C_HRX_N3	



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
Customer	Document Number	Rev	A00	
LA-D801P		Date:	Tuesday, June 21, 2016	Sheet 40 of 61



Resistor Divider Lookup Table
0402 1% resistors are required

R_pu (ohm)	R_pd (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111

Capacitor Divider Lookup Table

Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11

PS_0[3:1]=001
PS_0[5:4]=11

Strap Name :
PS_0[1] ROM_CONFIG[0]
PS_0[2] ROM_CONFIG[1]
PS_0[3] ROM_CONFIG[2]
PS_0[4] N/A
PS_0[5] AUD_PORT_CONN_PINSTRAP[0]

PS_1[3:1]=001
PS_1[5:4]=11

Strap Name :
PS_1[1] STRAP_BIF_GEN3_EN_A
PS_1[2] FRAP_BIF_CLK_PM_EN
PS_1[3] N/A
PS_1[4] STRAP_TX_CFG_DRV_FULL_SWING
PS_1[5] STRAP_TX_DEEMPH_EN





PS_2[3:1]=000
PS_2[5:4]=11

Strap Name :
PS_2[1] N/A
PS_2[2] N/A
PS_2[3] STRAP_BIOS_ROM_EN
PS_2[4] STRAP_BIF_VGA_DIS
PS_2[5] N/A

PS_3[3:1]=000
PS_3[5:4]=11

Strap Name :
PS_3[1] BOARD_CONFIG[0] (Memory ID)
PS_3[2] BOARD_CONFIG[1] (Memory ID)
PS_3[3] BOARD_CONFIG[2] (Memory ID)
PS_3[4] AUD_PORT_CONN_PINSTRAP[1]
PS_3[5] AUD_PORT_CONN_PINSTRAP[2]

VRAM Type
Need reference
X76 Schematic



TOPAZ Thermal Address-->0x82



M1-70 use +1.8v

Boot-VID Code

SVC	SVD	Voltage Selected (V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8

Compal Confidential

Compal Confidential Dell review



Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	MESO_(3/5)_Power/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-D801P
				Date:	Tuesday, June 21, 2016
				Sheet	42 of 61
				Rev	A00


+VGA_CORE		10uF	1uF	0.1uF
VDDC	TBD	4	30	0
VDDCI	3.5A	1	3	3

+0.95VSDGPU		10uF	1uF	0.1uF
PCIE_VDDC	2.5A	2	7	0
BIF_VDDC	1.4A	1	2	0
SPLL_VDDC	100mA	1	1	1

+1.35V_MEM_GFX	10uF	2.2uF	0.1uF	0.01uF
VDDR1 1.5A	3	5	5	5




+1.8VGS		10uF	1uF	0.1uF
PCIE_PVDD	100mA	1	1	1
MPLL_PVDD	130mA	1	1	1
SPLL_PVDD	75mA	1	1	1
VDDR4	(300mA)	0	0	0
VDD_CT	13mA	1	1	1
+TSVDD	13mA	1	1	1
+DP_VDDR	0	0	0	0
+DP_VDDC	0	0	0	0

+3VGS		10uF	1uF	0.1uF
VDDR3	25mA	1	3	0




Confidential

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title MESO_4/5_Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size Custom	Document Number	LA-D801P		Rev A00
Date: Tuesday, June 21, 2016	Sheet	43	of	61







Place close to GPU (within 25mm)
 and place component close to each other







GDDR5/DDR3		GDDR5/DDR3		GDDR5/DDR3	
M_DA0	K27	DQA0_0	MAA0_0/MAA_0	K17	M0_MA0
M_DA1	J29	DQA0_1	MAA0_1/MAA_1	J20	M0_MA1
M_DA2	H30	DQA0_2	MAA0_2/MAA_2	H23	M0_MA2
M_DA3	H32	DQA0_3	MAA0_3/MAA_3	G23	M0_MA3
M_DA4	G29	DQA0_4	MAA0_4/MAA_4	G24	M0_MA4
M_DA5	F28	DQA0_5	MAA0_5/MAA_5	H24	M0_MA5
M_DA6	F32	DQA0_6	MAA0_6/MAA_6	J19	M0_MA6
M_DA7	F30	DQA0_7	MAA0_7/MAA_7	K19	M0_MA7
M_DA8	C30	DQA0_8	MAA0_8/MAA_8	G20	M0_MA8
M_DA9	F27	DQA0_9	MAA0_9/MAA_9	L17	
M_DA10	A28	DQA0_10	MAA0_10/MAA_10		
M_DA11	C28	DQA0_11	MAA1_0/MAA_8	J14	M1_MA0
M_DA12	E27	DQA0_12	MAA1_1/MAA_9	K14	M1_MA1
M_DA13	G26	DQA0_13	MAA1_2/MAA_10	J11	M1_MA2
M_DA14	D26	DQA0_14	MAA1_3/MAA_11	J13	M1_MA3
M_DA15	F25	DQA0_15	MAA1_4/MAA_12	H11	M1_MA4
M_DA16	A25	DQA0_16	MAA1_5/MAA_BA2	G11	M1_MA5
M_DA17	C25	DQA0_17	MAA1_6/MAA_BA0	J16	M1_MA6
M_DA18	E25	DQA0_18	MAA1_7/MAA_BA1	L15	M1_MA7
M_DA19	D24	DQA0_19	MAA1_8/MAA_14	G14	M1_MA8
M_DA20	E23	DQA0_20	MAA1_9/RSVD	L16	
M_DA21	F23	DQA0_21			
M_DA22	D22	DQA0_22	WCKA0_0/DQMA0_0	E32	M_WCKA0_0
M_DA23	F21	DQA0_23	WCKA0B_0/DQMA0_1	E30	M_WCKA0_0#
M_DA24	E21	DQA0_24	WCKA0_1/DQMA0_2	A21	M_WCKA0_1
M_DA25	D20	DQA0_25	WCKA0B_1/DQMA0_3	C21	M_WCKA0_1#
M_DA26	F19	DQA0_26	WCKA1_0/DQMA1_0	E13	M_WCKA1_0
M_DA27	A19	DQA0_27	WCKA1B_0/DQMA1_1	D12	M_WCKA1_0#
M_DA28	D18	DQA0_28	WCKA1_1/DQMA1_2	E3	M_WCKA1_1
M_DA29	F17	DQA0_29	WCKA1B_1/DQMA1_3	F4	M_WCKA1_1#
M_DA30	A17	DQA0_30			
M_DA31	C17	DQA0_31	EDCA0_0/QSA0_0	H28	M_EDC_0
M_DA32	E17	DQA1_0	EDCA0_1/QSA0_1	C27	M_EDC_1
M_DA33	D16	DQA1_1	EDCA0_2/QSA0_2	A23	M_EDC_2
M_DA34	F15	DQA1_2	EDCA0_3/QSA0_3	E19	M_EDC_3
M_DA35	A15	DQA1_3	EDCA1_0/QSA1_0	E15	M_EDC_4
M_DA36	D14	DQA1_4	EDCA1_1/QSA1_1	D10	M_EDC_5
M_DA37	F13	DQA1_5	EDCA1_2/QSA1_2	D6	M_EDC_6
M_DA38	A13	DQA1_6	EDCA1_3/QSA1_3	G5	M_EDC_7
M_DA39	C13	DQA1_7			
M_DA40	E11	DQA1_8	DBIA0_0/QSA0_0B	H27	M_DBI0#
M_DA41	A11	DQA1_9	DBIA0_1/QSA0_1B	A27	M_DBI1#
M_DA42	C11	DQA1_10	DBIA0_2/QSA0_2B	C23	M_DBI2#
M_DA43	F11	DQA1_11	DBIA0_3/QSA0_3B	C19	M_DBI3#
M_DA44	A9	DQA1_12	DBIA1_0/QSA1_0B	C15	M_DBI4#
M_DA45	C9	DQA1_13	DBIA1_1/QSA1_1B	E9	M_DBI5#
M_DA46	F9	DQA1_14	DBIA1_2/QSA1_2B	F5	M_DBI6#
M_DA47	D8	DQA1_15	DBIA1_3/QSA1_3B	H4	M_DBI7#
M_DA48	E7	DQA1_16			
M_DA49	A7	DQA1_17	ADBA0/ODTA0	L18	M_ADBI0
M_DA50	C7	DQA1_18	ADBA1/ODTA1	K16	M_ADBI1
M_DA51	F7	DQA1_19			
M_DA52	A5	DQA1_20	CLKA0	H26	M_CLK0
M_DA53	E5	DQA1_21	CLKA0B	H25	M_CLK#0
M_DA54	C3	DQA1_22			
M_DA55	E1	DQA1_23	CLKA1	G9	M_CLK1
M_DA56	G7	DQA1_24	CLKA1B	H9	M_CLK#1
M_DA57	G6	DQA1_25			
M_DA58	G1	DQA1_26	RASA0B	G22	M_RAS#0
M_DA59	G3	DQA1_27	RASA1B	G17	M_RAS#1
M_DA60	J6	DQA1_28			
M_DA61	J1	DQA1_29	CASA0B	G19	M_CAS#0
M_DA62	J3	DQA1_30	CASA1B	G16	M_CAS#1
M_DA63	J5	DQA1_31			
MVREFDA	K26	CSA0B_0		H22	M_CS0B#0
MVREFSA	J26	CSA0B_1		J22	
		CSA1B_0		G13	M_CS1B#0
		CSA1B_1		K13	
		MEM_CALRP0			
		DRAM_RST			
		CLKTESTA		K20	M_CKE0
		CLKTESTB		J17	M_CKE1
				G25	M_WE#0
				H10	M_WE#1

216-0842024-A11-MAR_FCBGA631

Compal Electronics Confidential
 Dell review



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2015/01/30	Deciphered Date	2016/12/31	MESO GDDR5 A0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	LA-D801P	Rev
			Date	Tuesday, June 21, 2016	Sheet 45 of 61



Confidential
 Meso
 GDDR5

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2015/01/30	Deciphered Date	2016/12/31	MESO GDDR5 A1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date	Tuesday, June 21, 2016	Sheet	46	of	61

Power-Up/Down Sequence

1. All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μs.
2. It is recommended that the 3.3-V rail ramp up first.
3. It is recommended that the 0.95-V rail reach at least 90% of its nominal value no later than 2 ms from the start of VDDC ramping up.
4. The power rails that are shared with other components on the system should be gated for the dGPU so that when the dGPU is powered down (for example AMD PowerXpress? idle state), all the power rails are removed from the dGPU. The gate circuits must meet the slew rate requirement (such as 50 mV/μs).
5. VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
6. For power down, reversing the ramp-up sequence is recommended.






Table 3-21 Resistor Divider Lookup T.

R _{pu} (Ω)	R _{pd} (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111


Note: 0402 1% resistors are required.

For AMD R16M-M1-70 VRAM Only

Memory ID	4Gb R3 P/N	Vendor	Configuration	Size
000	SA00009TT1L	SAMSUNG	S IC D5 128M32 K4G41325FE-HC28 FBGA A31!	2GB
110	SA00008HQ1L	Hynix	S IC D5 128M32/3G H5GC4H24AJR-R0C A31!	2GB
111	SA00009E31L	Micron	S IC D5 128M32 EDW4032BABG-70-F-R A31!	2GB

Memory ID	8Gb R3 P/N	Vendor	Configuration	Size
000	SA000092D1L	SAMSUNG	S IC D5 256M32 K4G80325FB-HC28 FBGA A31!	4GB
110	SA00009U11L	Hynix	S IC D5 256M32 H5GC8H24MJR-R0C BGA A31!	4GB
111	SA00009TV1L	Micron	S IC D5 256M32 MT51J256M32HF-70:A A31!	4GB

Compal Confidential for Dell review



"M2_SLOT2_PEDET" PU 10k on DB

PEDET	Module Type
0	SATA
1	PCIE


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	SSD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-D801P
				Rev	A00
Date: Tuesday, June 21, 2016				Sheet	48 of 61

Version Change List (P. I. R. List)

Design Change					
Item	Date	Page	Part reference	change description	Reason
Based on LA-D801P_0106					
1	2016/1/8	20	CD29	Change CD29 Pin1 Net from "H_DRAMRST#" to "DDR4_DRAMRST#"	Modify DDR4_DRAMRST# Sequence
2	2016/1/8	20, 21	CD27,CD57	Change CD27,CD57 Footprint	Material change, D7 H1.1 --> D2 H1.9
3	2016/1/8	22	H8,H9,H10,H11,H13	Modify H8,H9,H10,H11, Add H13	ME change
4	2016/1/8	22	TP27,TP28,TP29	Add TP27,TP28,TP29	CPU Test point
5	2016/1/14	22	U1,C17,R57	Change U1,C17, Add R57	Change to Stand Part
6	2016/1/20	9	JWDB1,RC190,RC191	Add JWDB1,RC190,RC191	Add Win7 Debug
7	2016/2/2	39	CZ20	Change CZ20 Pin1 Net from "+1.8VGS" to "+1.8VGS_OUT"	Layout
8	2016/2/2	18	L1,L2	Change L1,L2 Footprint	Material change, source request
9	2016/2/2	30	F3	Change F3 Footprint	Material change, source request
10	2016/2/2	18	CC61	Change CC61 Pin1 Net from "+3.3V_HDA" to "+3VALW_PCH"	follow RF test result
11	2016/2/2	18	CC82	Change CC82 Pin1 Net from "+1.0V_APLL" to "+1.0V_PRIM"	follow RF test result
12	2016/2/2	48	JSSD1	Swap SSD Pin define and cancel "SSD_DEVSLP"	For cable wiring methods
13	2016/3/4	35	JLAN1	JLAN1.9 --> LANGND1 JLAN1.10 --> LANGND1 JLAN1.11 --> LANGND2 JLAN1.12 --> LANGND2 CL13.2 --> LANGND2	HI-POT modify
14	2016/3/8	25, 28	UEI.113,RE64,D4.3	UEI.113 add 0 ohm then connect to D4.3	Modify LCD BITS Sequence
15	2016/3/10	33	RP12,LL2	HDMI_CLK#_R --> HDMI_CLK_R HDMI_DATA0#_R --> HDMI_DATA0_R HDMI_DATA0#_R_C --> HDMI_DATA0_R_C	HDMI signal Layout modify, EMI request
16	2016/3/16	17, 36, 39	CZ21,CZ22,CZ23,CZ24,CZ25,CZ26,CZ27,CZ28,CZ29,CZ30,CZ31	Add Capacitance close to Vin, Vbias, Vout, CT	Load Switch common design
17	2016/3/16	9	RC190,RC191	Add RC190,RC191 connect to GPP_A22	VRAM ID
18	2016/3/18	35	JLAN1	JLAN1.9 --> GND JLAN1.10 --> GND JLAN1.11 --> GND JLAN1.12 --> GND CL13.2 --> GND	HI-POT modify
19	2016/3/21	11, 17	DZ4,DZ5,RZ9,RC192	Reserve DZ4,DZ5,RZ9,RC192	Speed up SLP_S3# & SLP_S3# power down sequence
20	2016/3/22	29	JFWR1	Change JFWR1 Footprint	ME request
21	2016/3/22	48	JSSD1	PCIE_CRX_SSDTX_P12 --> PCIE_CRX_SSDTX_P11 PCIE_CRX_SSDTX_N12 --> PCIE_CRX_SSDTX_N11 PCIE_CTX_SSDRX_N12 --> PCIE_CTX_SSDRX_N11 PCIE_CTX_SSDRX_P12 --> PCIE_CTX_SSDRX_P11 PCIE_CTX_C_SSDRX_N12 --> PCIE_CTX_C_SSDRX_N11 PCIE_CTX_C_SSDRX_P12 --> PCIE_CTX_C_SSDRX_P11	For cable wiring methods
22	2016/3/22	20	CD29	Change CD29 BOM Config to @	SAMMANG DRAM issue
DVT2					
23	2016/4/22	25	UEI.30	Change LED control signal net name from "SATA_LED#_R" to "SATA_LED_EN"	EC request
24	2016/4/22	29	JFWR1	Change Footprint	ME request
25	2016/4/25	22	H6	Φ5 --> Φ5.6	ME request
26	2016/4/25	24	RA36,RA37	Change footprint from Bead to Resistance	EMI request
27	2016/4/25	45	UV3,UV4,UV5,UV6	Change footprint from "MT41J128M16T-093_FBGGA_96P_A39" to "MT41J256M16LY-091G-N_FBGGA_96P"	DFB request, LA-D805P only
28	2016/5/3	29	JFWR1	Change Footprint, E-T_6915K-Q06N-00L --> JXT_FP226H-006S1BEM	ME request
29	2016/5/3	12	CC89	Add "1pF_0402" on "HDA_RST#"	RF request
Pilot					
30	2016/5/5	14	L2	Change Footprint, BLM15BD601GN1D --> LQG15HS4N7502D	RF request
31	2016/5/9		RA1,RA22,RW3,R51	Change Footprint from "R_0805" to "R0805_0ohm"	
32	2016/5/9		RA4,RA39,RC17,RC161,RC1	Change Footprint from "R_0603" to "R0603_0ohm"	Change to Short PAD
33	2016/5/9		RA2,RA5,RA17,RA18,RA6,F	Change Footprint from "R_0402" to "R0402_0ohm"	
34	2016/5/10		RE45,RE22,RE28,RE37,RE38	Change Footprint from "R_0402" to "R0402_0ohm"	Change to Short PAD
35	2016/5/20		LW1,L4	Change Footprint from "INPAQ_MCM1012B900F06BP_4P" to "INPAQ_MCM1012B900F06BP_4P"	Close solder mask
36	2016/5/20		LU2,LU3,LU5,LU6	Change Footprint from "INPAQ_HCM1012GH900BP_4P" to "INPAQ_HCM1012GH900BP_4P-NP"	Close solder mask
37	2016/5/20		RU1,RU2,RX4,RX7,RU7,RX	Change Footprint from "R_0402" to "R0402-NPM"	Close solder mask
38	2016/5/20	30	JKB1	Change Footprint from "ACES_50699-03041-F01_30P" to "STARC_132C30-1000D0-A2-R_30P"	DFB request
39	2016/5/30	11	RC81	Del RC81	For Layout optimally
40	2016/5/13	33	L11,L12,L13,L14	Change Footprint from "INPAQ_HCM1012GH900BP_4P" to "INPAQ_HCM1012GH900BP_4P-NP"	Close solder mask
41	2016/5/15	7	CC90	Add CC90	Reserve for fine-tune +0.6V_DDR_VTT sequence
42	2016/5/15		RC75,RE45	Change Footprint from "R0402_0ohm" to "R_0402"	Change to 0 Ohm
43	2016/5/15		RW3	Change Footprint from "R0805_0ohm" to "R_0805"	
44	2016/5/15		RW5	Change Footprint from "R_0402" to "R_0805"	Reserve for BT lose issue

Confidential for Dell review


Confidential



Battery Bot Side

- PIN1 GND
- PIN2 GND
- PIN3 GND
- PIN4 SYS_PRES
- PIN5 BATT_PRS
- PIN6 DAT_SMB
- PIN7 CLK_SMB
- PIN8 Batt+
- PIN9 Batt+
- PIN10 Batt+
- SP021412220

Other component (37-1)
ACES_50458-01001-P01_10P-T






DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data		Title	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR_DCIN/BATT_CONN/OTP
Date	Tuesday, June 21, 2016	Sheet	50	of 61

Iada=0~3.33A (65W)

Iada=0~2.30A (45W)


ADP_I = 32*Iadapter*Rsense



3S1P: CV = 13.05V CC: 1.9A

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Title	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	PWR_CHARGER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, June 21, 2016
				Sheet	51 of 61




Confidential for review

DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
Title PWR_3.3VALWP/5VALWP			
Size	Document Number LA-D801P	Rev X00	
Date: Tuesday, June 21, 2016	Sheet 52	of 61	



0.6Volt +/- 5%
TDC 1.2A
Peak Current 1.5A


+1.2V_MEM
TDC 6.7 A
Peak Current 8.375 A
OCP Current 10.2 A

Mode	S3	S5	+1.2V_MEN	+V_DDR_REF	+0.6V_P
S5	L	L	off	off	off
S3	L	H	on	on	off
S0	H	H	on	on	on



DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data		Title	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	PWR_+1.2V_MEN/+0.6V_DDR_VTT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size Custom	Document Number	Rev	X00	
Date:	Tuesday, June 21, 2016	Sheet	53	of 61



$FB = 0.6V$
 $V_{out} = 0.6V * (1 + R1/R2)$
 $= 0.6V * (1 + (21.5/31.6))$
 $V_{out} = 1.0V$


The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high

OCP setting	ILMT(pin3)
6A	Pull low
9A	Floating
12A	Pull high


+1.0V PRIM
 TDC 6 A
 Peak Current 8.6 A
 OCP Current 12 A Fix by IC
 TYP MAX
 Choke DCR 11.0mohm , 12.0mohm

DELL CONFIDENTIAL/PROPRIETARY

Confidential for Design Review



+1.8V PRIM
 TDC 1 A
 Peak Current 1.25 A
 OCP Current 3.5A fix by IC



+2.5V
 TDC 0.45 A
 Peak Current 0.57 A

Compal Confidential for Dell Review



DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data		Title	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +1.8V PRIM and +2.5V
Size	C	Document Number		Rev X00
Date:	Tuesday, June 21, 2016	Sheet	55 of 61	

Local sense put on HW site

VCC_SA
Loadline : 10.3m-ohm

TDC 5A
Peak Current 5A
OCP current 7A
Choke DCR 12 +-5% ohm



	U22@SKL	U22@KBL
PR640	255	280
PR648	1.37K	1.5K
PR629	84.5K	97.6K



Local sense put on HW site

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	Title	PWR_VCC_SA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Tuesday, June 21, 2016
				Sheet	56 of 61
				Rev	X00



VCC_core
 U22 - 15W
 Loadline : 2.4m-ohm
 U23e - 15W
 Loadline : 2.4m-ohm

VCC_GT
 U22 - 15W
 Loadline : 3.1m-ohm
 U23e - 15W
 Loadline : 2m-ohm

TDC 21A
 Peak Current 29A (KBL : 32A)
 OCP current 34A (KBL : 36A)
 Choke DCR 0.66 +-7% ohm

U22-15W
 TDC 18A
 Peak Current 31A
 OCP current 37A
 Choke DCR 0.66 +-7% ohm

U23e-15W
 TDC 36A
 Peak Current 64A
 OCP current 77A
 Choke DCR 0.66 +-7% ohm





DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title PWR +VCC_core and +VCC_GT	
Size	Document Number		Rev	X00
Date:	Tuesday, June 21, 2016	Sheet	57	of 61



SKL :
VCC_CORE Place on CPU
Back Side.
22U_0603 * 15 pcs +1U_0201*35 pcs
Primary Side.
22U_0603 * 3 pcs+330u_D2*2 pcs

KBL :
VCC_CORE Place on CPU
Back Side.
22U_0603 * 15 pcs +1U_0201*35 pcs
Primary Side.
22U_0603 * 5 pcs+330u_D2*2 pcs

VCC_GT Place on CPU
Back Side.
22U_0603 * 19 pcs +1U_0201*12 pcs
Primary Side.
22U_0603 * 6 pcs +330u*1 pcs




VCC_SA Place on CPU
Back Side.
22U_0603 * 6 pcs + 1U_0201*7 pcs
Primary Side.
22U_0603 * 3 pcs



For VGACORE

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Title	
Issued Date	2014/11/05	Deciphered Date	2014/12/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev X00
Date:	Tuesday, June 21, 2016	Sheet	58	of	61



SH000011H00 (DCR:0.98m± 5%)
 VGA@ PL1102
 0.22UH_24A_20%_7X7X4_MOLDING

+VGA_CORE

VGA_CORE (M70)
 TDC 28A
 Peak current 42A
 OCP current 50A
 Load line -1mV/A
 FSW=300kHz


SH000011H00 (DCR:0.98m± 5%)
 VGA@ PL1103
 0.22UH_24A_20%_7X7X4_MOLDING

+VGA_CORE

Confidential for Dell

DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	Title
				PWR_VGA_CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date:	Tuesday, June 21, 2016	Sheet	59	of 61



The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high

OCP setting	ILMT(pin13)
6A	Pull low
9A	Floating
12A	Pull high

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P51	PWR	20160321	COMPAL	design change charger IC design change	PU706 change to ISL88739 PR732 change to 53.6K PR774 change to 1K PC748 change to 0.1U delete PR727,PC762,PC763,PC776	0.1 (X00)
2	P56	PWR	20160321	COMPAL	design change for IA_Core Iccmax 32A	Change the PR640 to 280 Ohm Change the PR648 to 1.5k Change the PR629 to 93.1k	0.1 (X00)
3	P58	PWR	20160321	COMPAL	design change	delete PC1003,PC1004,PC1006,PC1012,PC1013,PC1014,PC1015,PC1017,PC1019,PC1020,PC1021,PC1025,PC1027,PC1058,PC1059,PC1060,PC1068,PC1070,PC1071,PC1073,PC1074,PC1075,PC1076,PC1077,PC1078,PC1079,PC1080,PC1081,PC1082 add PC1170,PC1171,PC1172,PC1173,PC1174,PC1175,PC1176,PC1177,PC1180,PC1181,PC1182,PC1183	0.1 (X00)
4	P50	PWR	20160504	COMPAL	Reserve Erp lot6	Reserve PR2,PR5 ,PR7,PR10,PQ1	0.3 (X02)
5	P51	PWR	20160504	COMPAL	PQ740 damage issue	Change PQ740 to SB00000SY00 (MDU1512R)	0.3 (X02)
6	P51	PWR	20160504	COMPAL	EMI solution	Change to SE068102J80 (1000P) Location : PC780,PC781,PC100,PC131,PC115,PC133,PC230,PC231,PC694,PC691,PC692,PC693,PC1420,PC1421	0.3 (X02)
7	P51	PWR	20160614	COMPAL	Change SOT23-6P to SOT23-3P	change PQ709 to SB00000ST00 (PQ709,PQ712)	1.0 (A00)
8	P51	PWR	20160614	COMPAL	Add pull high resistance	Add PR781	1.0 (A00)

Compal Confidential

Dell review

DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data		Title	
Issued Date	2015/12/22	Deciphered Date	2017/01/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev. X00
Date: Tuesday, June 21, 2016			Sheet 61 of 61	