

Iris HSW/BDW Schematics

Broadwell-ULT

2015-01-20

REV : A00

DY : None Installed

UMA: UMA only installed


OPS: DISCRTE OPTIMUS installed

<http://www.compal.com>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-B483P
				Date:	Wednesday, January 21, 2015
				Sheet	1 of 102
				Rev	A00

Project code:
 Iris-2 14 --> 4PD031010001
 Iris-2 15 --> 4PD032010001
 PCB P/N: 14216
 Revision: X01

Iris2/Tulip/VanGogh Block Diagram





CHARGER	
HFA0224RGR-1-GP	44
INPUTS	OUTPUTS
AD+	DCBATOUT
BT+	
SYSTEM DC/DC	
TPS51225RUKR-GP 45	
INPUTS	OUTPUTS
DCBATOUT	3D3V_AUX_S5 5V_AUX_S5 5V_S5 3D3V_S5
CPU Core Power	
ISL95813HRZ-GP 46, 47	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
DDR3L SUS	
TPS51716RUKR-GP 49	
INPUTS	OUTPUTS
DCBATOUT	1D35V_S3 0D675V_S0
CPU 1.05V	
RT8237CZQW-2-GP 48	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0
CPU 1D5V_S0	
TLV70215DBVR-GP 51	
INPUTS	OUTPUTS
3D3V_S5	1D5V_S0
Switches	
INPUTS	OUTPUTS
1D35V_S3	1D35V_S0
5V_S5	5V_S0
3D3V_S5	3D3V_S0
1D05V_S0	1D05V_VGA_S0
3D3V_S0	3D3V_VGA_S0
1D35V_S3	1D35V_VGA_S0
PCB LAYER	
L1: Top	
L2: VCC	
L3: Signal	
L4: Signal	
L5: GND	
L6: Signal	

Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title	Block Diagram
		Document Number	LA-B483P
		Date	Wednesday, January 21, 2015
		Sheet	2 of 102






(Blanking)

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	<i>Reserved</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev A00	
				Date: Wednesday, January 21, 2015		Sheet 3 of 102

Main Func = CPU




Layout Note:
 Impedance control:50 ohm




Layout Note:
 Design Guideline:
 SM_RCOMP keep routing length less than 500 mils.

Layout Note:
 Place close to DIMM



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B483P	A00
Date:	Wednesday, January 21, 2015	Sheet	4	of	102

DDR3L ball type: Non-Interleaved Type



HSW

- CPU1 4030@
CL8064701552900 SR1EN D0 1.9G A31!
SA000077A1L
- CPU1 4005@
CL8064701478404 SR1EK D0 1.7G BGA
SA000072Q2L
- CPU1 3205@
FH8065801882800 SR215 E0 1.5G FCBGA
SA000083H1L
- CPU1 5010@
FH8065801620406 SR23Z F0 2.1G FCBGA
SA00008982L
- CPU1 5200@
FH8065801620204 SR23Y F0 2.2G FCBGA
SA00008992L


Broadwell

- CPU1 BDW_F0S@
FH8065801620003 QH15 E0 2.2G
SA000083A0L
- CPU1 3805@
FH8065801882800 SR215 E0 1.5G FCBGA
SA000083F2L
- CPU1 5005@
FH8065801884006 SR244 F0 2G FCBGA
SA000083E3L
- CPU1 5500@
FH8065801620004 SR23W F0 2.4G FCBGA
SA000089A2L

Security Classification	2015/01/20	Compal Secret Data	2015/12/31	Title	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	CPU (DDR)	
				Size	Document Number
				LA-B483P	
				Date	Wednesday, January 21, 2015
				Sheet	5 of 102

https://Dr-Bios.com


Main Func = CPU



7.4 Reserved or Unused Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:

- RSVD - these signals should not be connected
- RSVD_TP - these signals should be routed to a test point
- RSVD_NCTF - these signals are non-critical to function and may be left unconnected




Layout Note:

1. Referenced "continuous" VSS plane only.
2. Avoid routing next to clock pins or noisy signals.
3. Trace width: 12~15mil
4. Isolation Spacing: 12mil
5. Max length: 500mil

PCH strap pin:

Signal Name	Description	Direction / Buffer Type
CFG[19:0]	<p>Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate Platform Design Guide for pull-down recommendations when a logic low is desired.</p> <ul style="list-style-type: none"> • CFG[2:0]: Reserved configuration lane. A test point may be placed on the board for these lanes. • CFG[3]: MSR Privacy Bit Feature <ul style="list-style-type: none"> - 1 = Debug capability is determined by IA32_Debug_Interface_MSR (C80h) bit[0] setting - 0 = IA32_Debug_Interface_MSR (C80h) bit[0] default setting overridden • CFG[4]: eDP enable <ul style="list-style-type: none"> - 1 = Disabled - 0 = Enabled • CFG[19:5]: Reserved configuration lanes. A test point may be placed on the board for these lands. 	I/O GTU




PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR 1 : DISABLED

DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT 1 : DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU (RESERVED) Size Document Number LA-B483P Rev A00
Date: Wednesday, January 21, 2015			Sheet 6 of 102	

Main Func = CPU



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU (VCC Core)	
Size	Document Number			Rev	
	LA-B483P			A00	
Date:	Wednesday, January 21, 2015			Sheet	7 of 102


<http://5D.Pic>



Security Classification		Compal Secret Data		Title	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	CPU (DDI/EDP)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-B483P	Rev A00
Date: Wednesday, January 21, 2015				Sheet 8	of 102

<http://Dr.Bios.com>


Main Func = CPU



- Layout Note:**
1. Place close to CPU
 2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
 3. Length match<25mil

Security Classification		Compal Secret Data		Title	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	CPU (VSS)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B483P	A00
Date: Wednesday, January 21, 2015			Sheet	9	of 102

Main Func = CPU




Layout Note:
As close to CPU as possible


Layout Note:
Direct tie to CPU VccIn/Vss balls

Security Classification		Compal Secret Data		Title	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	CPU (Power CAPI)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B483P	A00
Date: Wednesday, January 21, 2015			Sheet	10	of 102


1.838A




41mA




42mA




57mA




62mA




185mA




31mA




658mA







1.632A



1mA




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		CPU (Power CAP2)	
2015/01/20		2015/12/31		LA-B483P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Wednesday, January 21, 2015	
				Sheet 11 of 102	



(Blanking)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title (Reserved) SODIMM SODIMM4		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Size	Document Number LA-B483P	Rev A00
				Date:	Wednesday, January 21, 2015	Sheet 14 of 102


Main Func = PCH



PCH strap pin:


Port B Detected	
DDPB_CTRLDATA	★ Low = Disable Port B (default) High = Enable Port B
DDPC_CTRLDATA	★ Low = Disable Port C (default) High = Enable Port C

The internal pull-down is disabled after PLTRST# deasserts




BIOS strap pin:

BIOS VRAM Size Strap pin	PROJECT_ID2	PROJECT_ID1
Iris2	0	0
Van Gogh	0	1
Tulip	1	0



Main Func = PCH



USB 2.0 Table

Pair	Device
0	USB3.0 port1
1	USB2.0 Port2 (Debug Port/IOBD)
2	USB2.0 Port3 (IOBD)
3	X
4	CAMERA
5	WLAN
6	Touch Panel
7	Card Reader

Layout Note:

1. USB_COMP using 50 ohm single-ended impedance
2. Isolation Spacing :15mil
3. Total trace length<500mml

Layout Note:

1. PCIE_RCOMP/ PCIE_IREF trace width=12-15mil
2. Isolation Spacing: 12mil
3. Total trace length<500mml

PCIE Table

Port	Device	Share BUS
1	N/A	USB3.0_3
2	N/A	USB3.0_4
3	WLAN	
4	LAN	
5 (L0~L3)	GPU	
6 (L3)	HDD	SATA0
6 (L2)	ODD	SATA1
6 (L0~L1)	N/A	


#515621

Table 1-3. Broadwell U PCH-LP SKUs—Flexible I/O Map

SKU	High Speed I/O Ports													
	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7	Port 8	Port 9	Port 10	Port 11	Port 12	Port 13	Port 14
Premium	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5 Lane 0	PCIe* Port 5 Lane 1	PCIe* Port 5 Lane 2	PCIe* Port 5 Lane 3	SATA 6Gb/s Port 3	SATA 6Gb/s Port 2	SATA 6Gb/s Port 1	SATA 6Gb/s Port 0
			PCIe* Port 1 SSD	PCIe* Port 2 SSD			GPU	GPU	GPU	GPU	PCIe* Port 6 Lane 0 SSD	PCIe* Port 6 Lane 1 SSD	PCIe* Port 6 Lane 2	PCIe* Port 6 Lane 3
Base	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5 Lane 0 SSD	PCIe* Port 5 Lane 1 SSD	PCIe* Port 5 Lane 2	PCIe* Port 5 Lane 3	PCIe* Port 6 Lane 0 SSD	PCIe* Port 6 Lane 1 SSD	SATA 6Gb/s Port 1	SATA 6Gb/s Port 0


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (PCIE/USB) Document Number LA-B483P Date: Wednesday, January 21, 2015
			Rev	A00
			Sheet	16 of 102

Main Func = PCH




PCH strap pin:

On Die DSW VR Enable	
DSWVRMEN	Low = Disable High = Enable (default) * (indicates no pull-up/down)




This signal has no integrated pull-up/pull-down.



2nd = 84.2N702.E3F
3rd = 75.00601.07C
4th = 84.DMN66.03F

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (PM)	
Size	Document Number	Date		Sheet	Rev
	LA-B483P	Wednesday, January 21, 2015		17	A00
				102	

Main Func = PCH




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	CPU (PCI-E/SMBUS/CLOCK/CL)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	Date		
	LA-B483P	A00	Wednesday, January 21, 2015		
Sheet			18	of 102	

<https://Demos.com>

Main Func = PCH

PCH strap pin:










Integrated SUS 1V VRM Enable	
INTVRMEN	Low = External VRs High = Internal VRs*





PCH strap pin:

Flash Descriptor Security Override/ Intel ME Debug Mode	
HDA_SDOUT	Low = Default * High = Enable

The internal pull-down is disabled after PLTRST# deasserts




Layout Note:
4mil trace at break-out and 3 12-15mil trace with <0.2 ohms and length total <= 500mils.



Unused SATA[3:0]GP pins must be terminated to either 3.3V rail or GND using 8.2K to 10K on the motherboard. Either pull-up or pull-down is acceptable.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU (RTC/SATA/IHDA/JTAG)	
Size	Document Number	Date		Sheet	Rev
	LA-B483P	Wednesday, January 21, 2015		19	A00
				of	102



BIOS strap pin:

BIOS UMA/DIS Strap pin	BOARD_ID2
UMA	0
DIS	1

BIOS strap pin:

BIOS UMA/DIS Strap pin	BOARD_ID3
N15V-GM	0
N16V-GM	1

PCH strap pin:

NO REBOOT	
HDA_SPKR	★ Low = Enable (Default) High = Disable

The internal pull-down is disabled after PLTRST# deasserts

PCH strap pin:

Top-Block Swap Override mode	
SDIO_D0 / GPIO66	★ High = Enable "Top-Block swap" mode Low = Disable "Top-Block swap" mode (Default)

The internal pull-down is disabled after PLTRST# deasserts

PCH strap pin:

TLS Confidentiality	
GPIO15	★ Low = Disable Intel ME Crypto TLS (Default) High = Enable Intel ME Crypto TLS

The internal pull-down is disabled after RSMRST# deasserts.

PCH strap pin:

Boot BIOS Strap Bit BBS	
Boot BIOS Destination	★ Low = SPI (Default) High = LPC



The internal pull-down is disabled after PLTRST# deasserts

Need double confirm, GPIO table set to GPI if that's needed PH or PL



BIOS strap pin:

BIOS VRAM Size Strap pin	GPIO68	GPIO67
1G	0	0
2G	0	1
4G	1	0


Main Func = PCH



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU (RSVD)	
				Document Number	Rev A00
Date: Wednesday, January 21, 2015				Sheet	22 of 102



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	CPU(VSS)
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number
				LA-B483P	
				Date:	Wednesday, January 21, 2015
				Sheet	23 of 102
				Rev	A00



PCB VERSION A47P930	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
VBUS1SA	100.0K	10.0K	3.3V
X00 (SB)	100.0K	20.0K	2.75V
X01 (SC)	100.0K	33.0K	2.48V
X02 (SD)	100.0K	47.0K	2.24V
AM0 (1)	100.0K	64.9K	2.9V
Reserved	100.0K	75.0K	1.87V
Reserved	100.0K	100.0K	1.45V
Reserved	100.0K	143.0K	1.358V
Reserved	100.0K	174.0K	1.264V
Reserved	100.0K	215.0K	1.048V

MODEL_ID_DET (P1007)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
Val Leg1-RESV_QPS	100.0K	10.0K	3.3V
Val Leg2-RESV_LTA	100.0K	13.7K	3.02V
Val Leg3-RESV_QPS	100.0K	17.4K	2.81V
Val Leg4-RESV_LTA	100.0K	21.1K	2.62V
Val Leg5-RESV_QPS	100.0K	24.8K	2.45V
Val Leg6-RESV_LTA	100.0K	28.5K	2.29V
Val Leg7-RESV_QPS	100.0K	32.2K	2.14V
Val Leg8-RESV_LTA	100.0K	35.9K	2.00V
Val Leg9-RESV_QPS	100.0K	39.6K	1.87V
Val Leg10-RESV_LTA	100.0K	43.3K	1.75V
Val Leg11-RESV_QPS	100.0K	47.0K	1.64V
Val Leg12-RESV_LTA	100.0K	50.7K	1.54V
Val Leg13-RESV_QPS	100.0K	54.4K	1.45V
Val Leg14-RESV_LTA	100.0K	58.1K	1.37V
Val Leg15-RESV_QPS	100.0K	61.8K	1.30V
Val Leg16-RESV_LTA	100.0K	65.5K	1.24V
Val Leg17-RESV_QPS	100.0K	69.2K	1.19V
Val Leg18-RESV_LTA	100.0K	72.9K	1.15V
Val Leg19-RESV_QPS	100.0K	76.6K	1.12V
Val Leg20-RESV_LTA	100.0K	80.3K	1.09V
Val Leg21-RESV_QPS	100.0K	84.0K	1.07V
Val Leg22-RESV_LTA	100.0K	87.7K	1.05V
Val Leg23-RESV_QPS	100.0K	91.4K	1.04V
Val Leg24-RESV_LTA	100.0K	95.1K	1.03V
Val Leg25-RESV_QPS	100.0K	98.8K	1.03V
Val Leg26-RESV_LTA	100.0K	102.5K	1.03V
Val Leg27-RESV_QPS	100.0K	106.2K	1.03V
Val Leg28-RESV_LTA	100.0K	109.9K	1.03V
Val Leg29-RESV_QPS	100.0K	113.6K	1.03V
Val Leg30-RESV_LTA	100.0K	117.3K	1.03V
Val Leg31-RESV_QPS	100.0K	121.0K	1.03V
Val Leg32-RESV_LTA	100.0K	124.7K	1.03V
Val Leg33-RESV_QPS	100.0K	128.4K	1.03V
Val Leg34-RESV_LTA	100.0K	132.1K	1.03V
Val Leg35-RESV_QPS	100.0K	135.8K	1.03V
Val Leg36-RESV_LTA	100.0K	139.5K	1.03V
Val Leg37-RESV_QPS	100.0K	143.2K	1.03V
Val Leg38-RESV_LTA	100.0K	146.9K	1.03V
Val Leg39-RESV_QPS	100.0K	150.6K	1.03V
Val Leg40-RESV_LTA	100.0K	154.3K	1.03V
Val Leg41-RESV_QPS	100.0K	158.0K	1.03V
Val Leg42-RESV_LTA	100.0K	161.7K	1.03V
Val Leg43-RESV_QPS	100.0K	165.4K	1.03V
Val Leg44-RESV_LTA	100.0K	169.1K	1.03V
Val Leg45-RESV_QPS	100.0K	172.8K	1.03V
Val Leg46-RESV_LTA	100.0K	176.5K	1.03V
Val Leg47-RESV_QPS	100.0K	180.2K	1.03V
Val Leg48-RESV_LTA	100.0K	183.9K	1.03V
Val Leg49-RESV_QPS	100.0K	187.6K	1.03V
Val Leg50-RESV_LTA	100.0K	191.3K	1.03V
Val Leg51-RESV_QPS	100.0K	195.0K	1.03V
Val Leg52-RESV_LTA	100.0K	198.7K	1.03V
Val Leg53-RESV_QPS	100.0K	202.4K	1.03V
Val Leg54-RESV_LTA	100.0K	206.1K	1.03V
Val Leg55-RESV_QPS	100.0K	209.8K	1.03V
Val Leg56-RESV_LTA	100.0K	213.5K	1.03V
Val Leg57-RESV_QPS	100.0K	217.2K	1.03V
Val Leg58-RESV_LTA	100.0K	220.9K	1.03V
Val Leg59-RESV_QPS	100.0K	224.6K	1.03V
Val Leg60-RESV_LTA	100.0K	228.3K	1.03V
Val Leg61-RESV_QPS	100.0K	232.0K	1.03V
Val Leg62-RESV_LTA	100.0K	235.7K	1.03V
Val Leg63-RESV_QPS	100.0K	239.4K	1.03V
Val Leg64-RESV_LTA	100.0K	243.1K	1.03V
Val Leg65-RESV_QPS	100.0K	246.8K	1.03V
Val Leg66-RESV_LTA	100.0K	250.5K	1.03V
Val Leg67-RESV_QPS	100.0K	254.2K	1.03V
Val Leg68-RESV_LTA	100.0K	257.9K	1.03V
Val Leg69-RESV_QPS	100.0K	261.6K	1.03V
Val Leg70-RESV_LTA	100.0K	265.3K	1.03V
Val Leg71-RESV_QPS	100.0K	269.0K	1.03V
Val Leg72-RESV_LTA	100.0K	272.7K	1.03V
Val Leg73-RESV_QPS	100.0K	276.4K	1.03V
Val Leg74-RESV_LTA	100.0K	280.1K	1.03V
Val Leg75-RESV_QPS	100.0K	283.8K	1.03V
Val Leg76-RESV_LTA	100.0K	287.5K	1.03V
Val Leg77-RESV_QPS	100.0K	291.2K	1.03V
Val Leg78-RESV_LTA	100.0K	294.9K	1.03V
Val Leg79-RESV_QPS	100.0K	298.6K	1.03V
Val Leg80-RESV_LTA	100.0K	302.3K	1.03V
Val Leg81-RESV_QPS	100.0K	306.0K	1.03V
Val Leg82-RESV_LTA	100.0K	309.7K	1.03V
Val Leg83-RESV_QPS	100.0K	313.4K	1.03V
Val Leg84-RESV_LTA	100.0K	317.1K	1.03V
Val Leg85-RESV_QPS	100.0K	320.8K	1.03V
Val Leg86-RESV_LTA	100.0K	324.5K	1.03V
Val Leg87-RESV_QPS	100.0K	328.2K	1.03V
Val Leg88-RESV_LTA	100.0K	331.9K	1.03V
Val Leg89-RESV_QPS	100.0K	335.6K	1.03V
Val Leg90-RESV_LTA	100.0K	339.3K	1.03V
Val Leg91-RESV_QPS	100.0K	343.0K	1.03V
Val Leg92-RESV_LTA	100.0K	346.7K	1.03V
Val Leg93-RESV_QPS	100.0K	350.4K	1.03V
Val Leg94-RESV_LTA	100.0K	354.1K	1.03V
Val Leg95-RESV_QPS	100.0K	357.8K	1.03V
Val Leg96-RESV_LTA	100.0K	361.5K	1.03V
Val Leg97-RESV_QPS	100.0K	365.2K	1.03V
Val Leg98-RESV_LTA	100.0K	368.9K	1.03V
Val Leg99-RESV_QPS	100.0K	372.6K	1.03V
Val Leg100-RESV_LTA	100.0K	376.3K	1.03V

Layout Note: Need very close to EC

ALL_SYS_PRRGD assent, delay 10ms; PCH_PRR0K assent.

ALL_SYS_PRRGD (sa-assent, delay 10ms); PCH_PRR0K assent.

LED_LIGHT Control from PCH

LED_LIGHT Control from PCH

LED_LIGHT Control from PCH

LED_LIGHT Control from PCH

LED_LIGHT Control from PCH

LED_LIGHT Control from PCH

LED_LIGHT Control from PCH

LED_LIGHT Control from PCH

LED_LIGHT Control from PCH

LED_LIGHT Control from PCH

LED_LIGHT Control from PCH

LED_LIGHT Control from PCH

LED_LIGHT Control from PCH

LED_LIGHT Control from PCH

Power Switch Logic (PSL) Layout Note: Need very close to EC

Layout Note: Need very close to EC

Layout Note: Connect GND and AGND planes via either 0K resistor or connect directly.

Layout Note: Connect GND and AGND planes via either 0K resistor or connect directly.

Layout Note: Connect GND and AGND planes via either 0K resistor or connect directly.

Layout Note: Connect GND and AGND planes via either 0K resistor or connect directly.

Layout Note: Connect GND and AGND planes via either 0K resistor or connect directly.

Layout Note: Connect GND and AGND planes via either 0K resistor or connect directly.

Layout Note: Connect GND and AGND planes via either 0K resistor or connect directly.

Layout Note: Connect GND and AGND planes via either 0K resistor or connect directly.

Layout Note: Connect GND and AGND planes via either 0K resistor or connect directly.

Layout Note: Connect GND and AGND planes via either 0K resistor or connect directly.

Layout Note: Connect GND and AGND planes via either 0K resistor or connect directly.

Layout Note: Connect GND and AGND planes via either 0K resistor or connect directly.

EC_SW_P3C 0.0402 1% R2408 EC_SW_P3C <-10.20V

EC_SW_P3C 0.0402 1% R2409 EC_SW_P3C <-5V

EC_SW_P3C 0.0402 1% R2410 EC_SW_P3C <-5V

BAT_SCL 3.3V R2411 3.3V

BAT_SDA 3.3V R2412 3.3V

AC_PLN R2413 100K R2414 100K

TOUCH_PANEL_INTN R2415 10K R2416 10K

TOUCH_PANEL_INTN R2417 10K R2418 10K

TOUCH_PANEL_INTN R2419 10K R2420 10K

TOUCH_PANEL_INTN R2421 10K R2422 10K

TOUCH_PANEL_INTN R2423 10K R2424 10K

TOUCH_PANEL_INTN R2425 10K R2426 10K

TOUCH_PANEL_INTN R2427 10K R2428 10K

TOUCH_PANEL_INTN R2429 10K R2430 10K

TOUCH_PANEL_INTN R2431 10K R2432 10K

TOUCH_PANEL_INTN R2433 10K R2434 10K

TOUCH_PANEL_INTN R2435 10K R2436 10K

TOUCH_PANEL_INTN R2437 10K R2438 10K

TOUCH_PANEL_INTN R2439 10K R2440 10K

TOUCH_PANEL_INTN R2441 10K R2442 10K

TOUCH_PANEL_INTN R2443 10K R2444 10K

TOUCH_PANEL_INTN R2445 10K R2446 10K

TOUCH_PANEL_INTN R2447 10K R2448 10K


TOUCH_PANEL_INTN R2449 10K R2450 10K

TOUCH_PANEL_INTN R2451 10K R2452 10K


TOUCH_PANEL_INTN R2453 10K R2454 10K

Main Func = SPI Flash

SPI Flash ROM(8M) for PCH




Source	QUAD/DUAL fast read	DUAL fast read
72.25Q64.K01	o	o
72.25647.00A	o	o
072.25B64.0001	o	o



Refer to "NPCE985x/ NPCE995x board design reference guide"


Main Func = RTC



Security Classification	Compal Secret Data	
Issued Date	2015/01/20	Deciphered Date
		2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title Flash/RTC		
Size	Document Number LA-B483P	Rev A00
Date:	Wednesday, January 21, 2015	Sheet 25 of 102


Main Func = Thermal Sensor




2. System Sensor, Put on palm rest

Layout Note:
C2812 close U2801

Layout Note:
Both DXN and DXP routing 10 mil trace width and 10 mil spacing.




TEMPERATURE (°C)	T_CRIT#				
	2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
77	77	87	97	107	117
79	79	89	99	109	119
81	81	91	101	111	121
83	83	93	103	113	123
85	85	95	105	115	125




Layout Note:
Need 10 mil trace width.

Layout Note:
Signal Routing Guideline:
Trace width = 15mil



Close to Thermal sensor

Close to KBC
VD_IN1 for system thermal sensor



<https://Dr-Bios.com>

Security Classification	2015/01/20	Compal Secret Data	Deciphered Date	2015/12/31	Title	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Compal Electronics, Inc.		
				Audio Codec ALC3234		
				Size	Document Number	Rev
				LA-B483P		A00
				Date:	Wednesday, January 21, 2015	Sheet 27 of 102

(Blanking)


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title		Reserved
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-B483P	A00
				Date:	Wednesday, January 21, 2015	Sheet 28 of 102

Main Func = Audio

Layout Note:

Speaker trace width >40mil @ 2W4ohm speaker power



Speaker



CONN Pin	Net name
Pin1	SPK_R+
Pin2	SPK_R-
Pin3	SPK_L+
Pin4	SPK_L-


- AUD_SPK_L- C 1 AFTP2901
- AUD_SPK_L+ C 1 AFTP2902
- AUD_SPK_R- C 1 AFTP2903
- AUD_SPK_R+ C 1 AFTP2904

Universal Jack (Moved to I/O Board)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SPEAKER/AUDIO JACK	
Size	Document Number			Rev	
	LA-B483P			A00	
Date:	Wednesday, January 21, 2015	Sheet	29	of	102




LAN CHIP (10/100/1000M & 10/100M co-lay)



RTL811100B-CG	RTL8111G-CGT	RTL810600B-CG	RTL8106E-CGT
71.08111.003	71.08111.003	71.08106.003	071.08106.003
SWR mode	LDO mode	SWR mode	LDO mode
10/100/1000M	10/100/1000M	10/100M	10/100M







- <31> LAN_MD0P
- <31> LAN_MD0N
- <31> LAN_MD1P
- <31> LAN_MD1N
- <31> LAN_MD0P
- <31> LAN_MD0N



	1.0V Source	R3001	C3002	C3023	C3024	C3007	L3001	C3012	C3019	C3009	C3010	C3003
RTL8111G-CGT (71.08111.003)	LDO	O	O	O	O	O	X	X	X	X	X	X
RTL8111GUS-CG (71.08111.003) / RTL8106EUS-CG (71.08106.003)	SWR	X	X	O	O	O	O	O	O	O	O	X
RTL8106E-CG (071.08106.0003)	LDO	X	X	X	X	X	X	X	X	X	X	O

LAN Transformer (10/100/1000M & 10/100M co-lay)



Layout note:
30 mil spacing between MDI differential pairs.


Layout note:
30 mil spacing between MDI differential pairs.

Follow Reference Schematic 0.01uF-0.4uF

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-B483P	Rev A00
				Date: Wednesday, January 21, 2015	Sheet 31 of 102


Main Func = Card Reader

The maximum range of the PMOS output current in RTS5170 (Card Reader IC) is 400mA





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Card Reader-RTS5170	
				Size	Document Number
				LA-B483P	A00
Date: Wednesday, January 21, 2015				Sheet	32 of 102

Main Func = Card Reader



For EMI Reserved




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B483P	A00
Date: Wednesday, January 21, 2015				Sheet	33 of 102



Main Func = USB3.0 Port1

USB2.0 Port2 and USB2.0 Port3 are on IOBD



USB3.0 Port1




USB2.0/3.0 filter use SM070003Q00




USB30_VCC 1 AFTP3401




USB2 (USB2.0) CMC



USB3 (USB2.0) CMC




USB ESD Diode




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title USB3.0 CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-B483P
				Date	Wednesday, January 21, 2015
				Sheet	34 of 102
				Rev	A00

Main Func = USB3.0 Port1




USB3.0 Port1

Layout Note: Close USB1




Main Func = USB2.0 Port2

Main Func = USB2.0 Port3



USB2.0 Port3 (IO Board)


Layout Note: Close CON1



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title USB Power SW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size LA-B483P
Date:	Wednesday, January 21, 2015	Sheet	35	of 102

Power Good

ROSA Run Power




X01_0721

5V_S0

5V_S0 Consumption
Peak current 5A

3D3V_S0

3D3V_S0 Consumption
Peak current 2.5A






Check R3603 is 1k or 2k.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title Power Plane Enable	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-B483P
				Date	Wednesday, January 21, 2015
				Sheet	36 of 102
				Rev	A00



http://www.compal.com

Main Func = DIMM1
 Main Func = DIMM2



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				S3 Reduction Circuit	
Size	Document Number			Rev	
	LA-B483P			A00	
Date:	Wednesday, January 21, 2015	Sheet	37	of	102

Main Func = Power Plane & Sequence



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DSW	
				Document Number	Rev
Date: Wednesday, January 21, 2015				Sheet	38 of 102
				LA-B483P	A00

(Blanking)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	(Reserved) 1D05 M	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				LA-B483P	A00	
Date:	Wednesday, January 21, 2015	Sheet	39	of	102	

(Blanking)

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	<i>Reserved</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				<i>LA-B483P</i>	A00	
Date:	Wednesday, January 21, 2015	Sheet	40	of	102	

(Blanking)

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				<i>Reserved</i>		
				Document Number	Rev	
				<i>LA-B483P</i>	A00	
				Date:	Wednesday, January 21, 2015	Sheet 41 of 102

Reserve for 68.00084.771

Pin Definition: TBD

ACES_50458-00601-001


Reserve for 68.00084.771

Layout Note:
PSID Layout width > 25mil

60ohm@100MHz
DCR=0.02 ohm
Max current = 6000mA

X01_0815


X01_0729




<https://Dr-Bios.com>

Security Classification		Compal Secret Data		Title	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-B483P	Rev A00
Date:	Wednesday, January 21, 2015	Sheet	42	of	102

Main Func = M-BAT Input




Placement: Close to Batt Connector






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title BATT CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-B483P
				Date	Wednesday, January 21, 2015
				Sheet	43 of 102
				Rev	A00

Battery type	4 series	3 series	2 series
PR4407	309kohm	287kohm	287kohm
PR4431	47kohm	47kohm	47kohm
ACDET	18.178V	17.055V	17.055V




CHECK EE
follow customer circuits.



EC code only BQ24707



H_PRODCHOT#	AD_1A_H#	AD_1A_H#2
35W	0	0
45W	1	0
65W	0	1



Security Classification	Compal Secret Data		Title	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number: TPS51225 5V/3D3V Part Number: LA-B483P Date: Wednesday, January 21, 2015, 12:00 PM Sheet 46 of 102	

<https://Dr-Bios.com>


Main Func = CPU_CORE



	PR4603	PR4610	PR4614
15W	1.27K	95.3K	90.9K
28W	1.58K	100k	113K


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ISL95813 CPUCORE(1/2)	
Size	Document Number	Rev		A00	
	LA-B483P	Date:	Wednesday, January 21, 2015	Sheet	46 of 102

Main Func = CPU_CORE



For acoustic noise


Shark Bay ULT 15W CPU
 IccMAX=32A
 TDC=10A
 35.2A<OCP<41.6A
 Frequency=750KHZ
 LL=-2.0 mV/A




	PR4709
15W	340 o-hm
28W	432 o-hm

X01_0825

	PR4705 (Cyntec choke)	OCP
15W	340 ohm (64.34005.6DL)	38A
28W	412 ohm (64.41205.6DL)	48A
	PR4705 (Maglayers choke)	
15W	383 ohm (64.38305.6DL)	38A
28W	464 ohm (64.46405.6DL)	48A



Main Func = 1D05V




I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: CHIP CHOK E 2.2U PCMC063T-2R2MN 18~20mohm Isat =14Arms 68.2R210.20B
 O/P cap: CHIP CAP EL 330U 2.5V M6.3*4.4 3.5Arms Chemi-con/ 79.3371V.6CL
 H/S:SIS412DN-T1-GE3 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037
 L/S:SIS412DN-T1-GE3 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037

$$V_{out} = 0.704V * (R1 + R2) / R2$$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RT8237 1D05V	
Size	Document Number			Rev	
	LA-B483P			A00	
Date:	Wednesday, January 21, 2015		Sheet	48 of 102	

<http://www.Dr.Pines.com>



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

I/P cap: 10u 25V K0805 X5R / 78.10622.51L
 Inductor: CHIP CHOKER 1.5u PCM063T-1R5MN 14-15mohm Isat =18Arms 68.1R510.10K
 O/P cap: CHIP CAP C 22U 6.3V M0805 X5R / 78.22610.51L
 H/S: SIS1412 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037
 L/S: SIS780 / 14.5mOhm/17.5mOhm@4.5Vgs / 84.00780.037

Component	VRAM 8pcs (design current=8.65A)	VRAM 8pcs (design current=10.5A)	
PR4902	133K 64.13335.GDL	191K 64.19135.GDL	OCP setting
PC4927	DY	StuFF	output MLCC
PC4928	DY	StuFF	output MLCC


<https://drive.google.com>

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-B483P
Date: Wednesday, January 21, 2015				Sheet 49 of 102

(Blanking)





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title Reserved		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
					LA-B483P	A00
				Date:	Wednesday, January 21, 2015	Sheet 50 of 102

Main Func = 1D5V




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	TLV70215 1D5V	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number	LA-B483P	
				Date:	Wednesday, January 21, 2015	Sheet


Main Func = LCD




INVERTER POWER



Main Func = CAM



Main Func = TS






<https://Dr-Bios.com>

Security Classification	Compal Secret Data		Title	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Compal Electronics, Inc. LCD/Inverter CONN Size Document Number LA-B483P Date: Thursday, January 22, 2015 Sheet 52 of 102	





(Blanking)

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title (Reserved)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-B483P	A00
				Date:	Wednesday, January 21, 2015	Sheet 53 of 102

Main Func = HDMI




2nd = 84.2N702.E3F
3rd = 75.00601.07C
4th = 84.DMN66.03F




Security Classification		Compal Secret Data	
Issued Date	2015/01/20	Deciphered Date	2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc.	
HDMI L.Shifter/Conn		LA-B483P	
Size	Document Number	Rev	
		A00	
Date:	Wednesday, January 21, 2015	Sheet	54 of 102

<http://www.compal.com>






- 1- EEPROM with a size of 16K-Byte
- 2- EEPROM device should be 2-byte addressing device
- 3- Slave address should configure as 0xA8



CRT RGB
CRT HVSYNC
CRT SMBUS



Layout note:
All cap need close to chip





- 1- EEPROM with a size of 16K-Byte
- 2- EEPROM device should be 2-byte addressing device
- 3- Slave address should configure as 0xA8

Figure 3. Slave Address Bits


Main Func = HDD

SATA HDD Connector


CONN	FFC	
GND	S1	1
A+	S2	2
A-	S3	3
GND	S4	4
B-	S5	5
B+	S6	6
GND	S7	7
GND	P1	
GND	P2	
GND	P3	
5V	P4	10
5V	P5	11
5V	P6	12
GND	P7	
GND	P8	



Reserve, refer to M15 EE Implementation Requirements




Layout Note:
Place near HDD1



@ESD@
Swap based on the swap report.



Layout Note:
Place close to HDD1



Main Func = ODD

SATA Zero Power ODD


ODD Connector



Current limit
Active High
typ => 2.5A

2nd = 74.02311.079

74.02001.079 is OBS
Will use 74.06288.079
but 74.06288.079 is also OBS
we will use 074.06288.0079.





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/ODD
Size			Document Number	Rev
			LA-B483P	A00
Date:		Wednesday, January 21, 2015	Sheet	56 of 102

SSID = ESATA




(Blanking)

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title eSATA		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
					LA-B483P	A00
				Date:	Wednesday, January 21, 2015	Sheet 57 of 102

Main Func = WLAN



<24> WIFI_RF_EN
<20> BLUETOOTH_EN
<17,24,30,36,52,65,73,96> PLT_RST#



Support: Intel Dual Band Wireless-AC 3160

- AFTE14P-GP AFTP5801 1 3D3V_WLAN_S0
- AFTE14P-GP AFTP5802 1 CLK_PCIE_WLAN_REQ#
- AFTE14P-GP AFTP5803 1 WLAN_DISABLE#
- AFTE14P-GP AFTP5804 1 BLUETOOTH_EN_NGFF
- AFTE14P-GP AFTP5805 1 PLT_RST_NGFF#

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NGFF WLAN CONN	
Size	Document Number	Rev		A00	
	LA-B483P	Date: Wednesday, January 21, 2015		Sheet 58 of 102	

(Blanking)


Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	<i>Reserved</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				<i>LA-B483P</i>	A00	
Date:	Wednesday, January 21, 2015	Sheet	59	of	102	

(Blanking)


Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<i>Reserved</i>		
				Document Number	<i>LA-B483P</i>	
Date:	Wednesday, January 21, 2015	Sheet	60	of	102	

Main Func = Power BTN


Power button




EC6101 must be used 1000pF.



Main Func = Battery LED



Main Func = HDD LED





SATA HDD LED
LOW activated from PCH GPIO





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title LED Bard/Power Button	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-B483P
				Date:	Wednesday, January 21, 2015
				Sheet	61 of 102
				Rev	A00

<http://www.compal.com>


Internal Keyboard Connector (DVC40)



Keyboard Backlight (Reserved)




Touch Pad Connector





Pin number	Pin name
1	VDD
2	DAT (I2C)
3	CLK (I2C)
4	GND
5	ATTN
6	GPIO
7	DAT (FS2)
8	CLK (FS2)



PS2 I2C



RN6203 and PTP schematic are BOM option for verify I2C leakage issue.



Need to check if it is Active High or Active Low and check if there is PH on TPAD side.



Main Func = IO Connector

I/O Board Connector

X01_0808


USB2 (USB2.0)

USB3 (USB2.0)



USB2 (USB2.0)

USB3 (USB2.0)

Universal Jack



Pitch: 1mm
 Power: 5 pins
 GND: 4 pins
 AGND: 2 Pins



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title IO Board Connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-B483P	Rev A00
				Date:	Wednesday, January 21, 2015	Sheet 63 of 102

http://www.compal.com


Main Func = Hall Sensor

Move to Power Button Board

(Blanking)

Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.				
Issued Date		2015/01/20	Deciphered Date	2015/12/31	Title		Hall Sensor			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date		Wednesday, January 21, 2015	Sheet	64	of	102
				Document Number		LA-B483P	Rev	A00		

Main Func = Debug



20.D0075.110: Dummy Pad with solder mask is ZZ.00PAD.Y41
DB1 Optional: New one smaller LPC connector is 20.F1180.010.

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title Dubug connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Size	Document Number	Rev A00
				Date:	Wednesday, January 21, 2015	Sheet

(Blanking)

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	<i>Reserved</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				<i>LA-B483P</i>	A00	
Date:	Wednesday, January 21, 2015	Sheet	66	of	102	

(Blanking)

<http://5.D.Pinc.com>

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title Reserved		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
				LA-B483P		A00
Date: Wednesday, January 21, 2015				Sheet	67	of 102

(Blanking)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	Reserved	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
				Date: Wednesday, January 21, 2015	Sheet 68 of 102	A00

<http://5d-pinch.com>

(Blanking)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title Reserved		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
				Date: Wednesday, January 21, 2015		

<http://5d-pipe.com>

(Blanking)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	Reserved	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-B483P	A00
				Date:	Wednesday, January 21, 2015	Sheet 70 of 102

(Blanking)

<http://5d-pictures.com>

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title Reserved		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-B483P	Rev A00
				Date:	Wednesday, January 21, 2015	Sheet 71 of 102

(Blanking)

<http://5d-pics.com>

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title Reserved		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
					LA-B483P	A00
				Date:	Wednesday, January 21, 2015	Sheet 72 of 102





Figure 18-11. GC6 2.0 High-level Signal Connection Concept


N15V-GM-S-A2: JG0YH
N15S-GT is PXP79

Table 3-16. PEX_IOVVD/Q Power Rail Combined


GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64	1.0 μF X6S	0402	1	Under GPU
	4.7 μF X6S	0603	1	Near GPU
	10 μF X5R	0805	1	Midway between GPU and Power Supply
GB4B-128	22 μF X5R	0805	1	Midway between GPU and Power Supply
	1.0 μF X6S	0402	4	Under GPU
GB3-256	4.7 μF X6S	0603	2	Near GPU
	10 μF X5R	0805	4	Midway between GPU and Power Supply
	22 μF X5R	0805	4	Midway between GPU and Power Supply



LVDS Interface




OPS




OPS

HDMI Interface



OPS






OPS

<https://Dr-Bios.com>

Table 3-9. DDR3 GPU-side FBVDD and FBVDDQ Combined Decoupling

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64 DDR3	0.1µF	X7R	0402 2 2	Under GPU
	1 µF	X7R	0603 2 2	Under GPU
	4.7 µF	X6S	0603 2 2	Under GPU
	10 µF	X5R	0805 1 1	Near GPU
GB48-128 DDR3	0.1µF	X7R	0402 4 4	Under GPU
	1 µF	X7R	0603 4 4	Under GPU
	4.7 µF	X6S	0603 4 4	Under GPU
	10 µF	X5R	0805 2 2	Near GPU
22 µF	X5R	0805 2 2	Near GPU	

Notes:
 1. The decoupling in this table applies to both single rank and dual rank designs.
 2. If a single partition 64-bit GPU in the GB48-128 package is used, populate only half of the recommended number of decoupling capacitors of GB48-128.



1.35V +/- 3%
4.88A

Table 6-4. Mode E Command Mapping

N15x DDR3 Mode E	Rank 0			
	Data Bits [31:0]	Data Bits [63:32]	Data Bits [31:0]	Data Bits [63:32]
FbxCMD0	ODT		ODT	
FbxCMD1			CS1*	
FbxCMD2	CS0*			
FbxCMD3	CKE		CKE	
FbxCMD4	A9	A9	A11	A11
FbxCMD5	A6	A6	A7	BA1
FbxCMD6	A3	A3	BA1	A12
FbxCMD7	A0	A0	A12	A12
FbxCMD8	A8	A8	A8	A8
FbxCMD9	A12	A12	A0	A0
FbxCMD10	A1	A1	A2	A2
FbxCMD11	RAS*	RAS*	RAS*	RAS*
FbxCMD12	A13	A13	A14	A14
FbxCMD13	BA1	BA1	A3	A3
FbxCMD14	A14	A14	A13	A13
FbxCMD15	CAS*	CAS*	CAS*	CAS*
FbxCMD16		ODT		ODT
FbxCMD17			CS1*	
FbxCMD18		CS0*		
FbxCMD19		CKE		CKE
FbxCMD20	RST	RST	RST	RST
FbxCMD21	A7	A7	A6	A6
FbxCMD22	A4	A4	A5	A5
FbxCMD23	A11	A11	A9	A9
FbxCMD24	A2	A2	A1	A1
FbxCMD25	A10	A10	WE*	WE*
FbxCMD26	A5	A5	A4	A4
FbxCMD27	BA2	BA2		
FbxCMD28	WE*	WE*	A10	A10
FbxCMD29	BA0	BA0	BA0	BA0
FbxCMD30			BA2	BA2
FbxCMD31				
FbxCMD32				
FbxCMD33				

Table 3-9. DDR3 GPU-side FBVDD and FBVDDQ Combined Decoupling

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64	0.1µF	X7R	0402 2 2	Under GPU
DDR3	1 µF	X7R	0603 2 2	Under GPU
	4.7 µF	X6S	0603 2 2	Under GPU
	10 µF	X5R	0805 1 1	Near GPU
	22 µF	X5R	0805 1 1	Near GPU

Straps










Table 3-32. GB2B-64 and GB4B-128 PLLVDD Filtering

GPU Package	PLL Rail	Capacitor Type	Footprint	Population	Location
GB2B-64 and GB4B-128	PLLVDD	0.1 μF	X7R	0402	Under GPU
		22 μF	X5R	0805	Near GPU
		Bead Type		0402	Near GPU
		30 Ω (ESR=0.05)			

Table 3-33. SP_PLLVDD and VID_PLLVDD Power Rail Filtering Combined

GPU Package	PLL Rails	Capacitor Type	Footprint	Population	Location
GB2B-64 GB4B-128 GB3-256	SP_PLLVDD + VID_PLLVDD	0.1 μF	X7R	0402	Under GPU
		4.7 μF	X5R	0603	Under GPU
		22 μF	X5R	0805	Near GPU
		Bead Type		0603	Near GPU
		180 Ω (ESR=0.2)			



(DB-06814-001)

Table 9. N15V-GM Binary Strap Mode Mapping

Strap Pin Name	Strap Mapping	Resistance	Polarity
ROM_SCLK	SMB_ALT_ADDR	10kΩ	Pull-down to GND
ROM_SI	SUB_VENIDOR	10kΩ	+Pull-up to 3V3 if VBIOS ROM exists +Pull-down to GND if no VBIOS ROM
ROM_SO	VGA_DEVICE	10kΩ	Pull-down to GND (no display)
STRAP0	RAM_CFG[0]	10kΩ	See note below
STRAP1	RAM_CFG[1]	10kΩ	See note below
STRAP2	RAM_CFG[2]	10kΩ	See note below
STRAP3	RAM_CFG[3]	10kΩ	See note below
STRAP4	PCIE_MAX_SPEED	10kΩ	Pull-down to GND

(RVL-06891-001) N15V-GM-S DDR3L Recommended Memories

	Strap	STRAP3	STRAP2	STRAP1	STRAP0	
128Mx16 DDR3L	Hynix 0xC	H5TC2G63FFR-11C	1	1	0	0
	Micron 0x1	MT41K128M16JT-107G:K	0	0	0	1
	Samsung 0x5	K4W2G1646E-BY11	0	1	0	1
256Mx16 DDR3L	Hynix 0x4	H5TC4G63AFR-11C	0	1	0	0
	Micron 0xD	MT41K256M16HA-107G:E	1	1	0	1
	Samsung 0x9	K4W4G1646D-BC1A	1	0	0	1

(DB-06814-001)

Table 10. Multi-Level Strap Differences

Physical Strapping Pin	GPU	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	H155-GV	PCI_DEVID[4]	SUB_VENIDOR	PCI_DEVID[5]	PEX_PLL_EH_TERM
ROM_SI	H155-GM/-GT	SOR3_EXPOSED	SOR3_EXPOSED	SOR1_EXPOSED	SORO_EXPOSED
ROM_SO	H155-GV	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	H155-GV/-GT	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	H155-GM/-GT	Reserved (Keep pull-up and pull-down footprints and stuff 50kΩ pull-up)	Reserved (Keep pull-up and pull-down footprints and leave them not stuffed by default)	Reserved (Keep pull-up and pull-down footprints and leave them not stuffed by default)	Reserved (Keep pull-up and pull-down footprints and leave them not stuffed by default)
STRAP2	H155-GV/-GT	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	H155-GV/-GT	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SORO_EXPOSED
STRAP4	H155-GV/-GT	RESERVED	PCIE_SPEED_CHA_NGE_GETH3	PCIE_MAX_SPEED	DP_PLL_VDD33V
	H155-GM/-GT	Reserved (Keep pull-up and pull-down footprints and leave them not stuffed by default)	Reserved (Keep pull-up and pull-down footprints and leave them not stuffed by default)	Reserved (Keep pull-up and pull-down footprints and leave them not stuffed by default)	Reserved (Keep pull-up and pull-down footprints and leave them not stuffed by default)


(RVL-06891-001) N15V-GT-S DDR3L Recommended Memories

	Strap	
128Mx16 DDR3L	Hynix 0x9	H5TC2G63FFR-11C
	Micron 0xA	MT41J128M16JT-093G:K
	Samsung 0xB	K4W2G1646E-BY11
256Mx16 DDR3L (4 pcs VRAM)	Hynix 0x3	H5TC4G63AFR-11C
	Samsung 0x5	K4W4G1646D-BC1A
256Mx16 DDR3L (8 pcs VRAM)	Hynix 0xC	H5TC4G63AFR-11C
	Micron 0xD	MT41J256M16HA-093G:E
	Samsung 0xE	K4W4G1646D-BC1A

Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

Chip	N15V-GM	N155-GT
Device ID	H15V-GM	H155-GT
Memory Interface	sDDR3	sDDR3
Package	595 ball BGA 23x23mm	408 ball BGA 29 x 29 mm



Main Func = dGPU

Table 3-6. NVVDD Decoupling Footprint and Population

GPU Package Type	Capacitor Type		Footprint	Population	Location	Comments
	Value	Code				
GB2B-64	4.7 μ F	X6S	0603	10	10	Under GPU
	1 μ F	X6S	0402	4	4	Under GPU
	47 μ F	X5R	0805	1	1	Near GPU
	22 μ F	X5R	0805	1	1	Near GPU
	4.7 μ F	X5R	0805	5	5	Near GPU
	330 μ F	POS	7343	1	1	Near GPU ESR \leq 6 m Ω





Table 3-27. 3.3V Power Rail Decoupling


GPU Package	Rail	Capacitor Type	Footprint	Population	Location
GB2B-64	3V3_MAIN	0.1 μ F	X6S	0402	2
GB4B-128		1 μ F	X5R	0603	1
GB3-256		4.7 μ F	X5R	0603	1
GB2B-64	3V3_AON	0.1 μ F	X6S	0402	1
GB4B-128		1 μ F	X5R	0603	1
GB3-256		4.7 μ F	X5R	0603	1

Note: This table is for non-SLI mode. For SLI mode, please refer to the MIO Decoupling table.

G10, G12:
If GC62.0 is implemented, connect to a 3V3 rail that will be on in GC6.
If GC62.0 is NOT implemented, connect to the same rail as VDD33.



1GB, Single Rank, 4 pcs VRAM							
GPU	GPU DPN	Memory Vendor	2Gb DDR3L:(1.35v/900Mhz)	DPN	WPN	Voltage	Note
IC VGA N15V-GM-S-A2 GB2-64 PCBGA595P	JG0YH	Hynix	H5TC2G63FR-11C	X1PRC	72.52G63.N0U	1.35V	
		Samsung	K4W4G1646Q-BC1A	D0DP7	072.2G164.0A0U	1.35V	
		Micron	MT41K128M16JT-107G-K	HKKF2	72.41128.N0U	1.35V	
2GB, Single Rank, 4 pcs VRAM							
GPU	GPU DPN	Memory Vendor	4Gb DDR3L:(1.35v/900Mhz)	DPN	WPN	Voltage	Note
IC VGA N15V-GM-S-A2 GB2-64 PCBGA595P	JG0YH	Hynix	H5TC4G63AFR-11C	021N2	72.05463.D0U	1.35V	Build in EVT
		Samsung	K4W4G1646D-BC1A	07XGT	072.4G164.0A0U	1.35V	
		Micron	MT41K256M16HA-107G-E	R5RH5	72.41K26.U0U	1.35V	Build in EVT
4GB, Dual Rank, 8 pcs VRAM							
GPU	GPU DPN	Memory Vendor	4Gb DDR3L:(1.35v/900Mhz)	DPN	WPN	Voltage	Note
IC VGA N15S-GT-S-A2 GB2-64 PCBGA595	PXP79	Hynix	H5TC4G63AFR-11C	021N2	72.05463.D0U	1.35V	Build in EVT
		Samsung	K4W4G1646D-BC1A	07XGT	072.4G164.0A0U	1.35V	
		Micron	MT41J256M16HA-093G-E	PP8TP	072.41256.080U	1.35V	





Place close VRAM1 VDD ball

Place close VRAM2 VDD ball



Place close VRAM1VDDQ ball

Place close VRAM2VDDQ ball



Frame Buffer Partition A-Lower Half

FBCLK Termination place on VRAM side



Layout Note: Place in the end.


FBVREF Termination

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low


Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type		Population		Location
		FBVDDQ	FBVDD	
FBVDD/Q Combined				
0.1 μF	X7R	0402	2	Under DRAM
1.0 μF	X7R	0603	4	Under DRAM
10 μF	X5R	0805	0	Close to DRAM


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				GPU-VRAM1,2 (1/4)
Size	Document Number	Rev		A00
Date:	Wednesday, January 21, 2015	Sheet	78	of 102



Frame Buffer Partition A-Lower Half




FBCLK Termination place on VRAM side




Layout Note: Place in the end.


Place close VRAM3 VDD ball




Place close VRAM4 VDD ball



Place close VRAM3 VDDQ ball




Place close VRAM4 VDDQ ball



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				GPU-VRAM3,4 (2/4)	
Size	Document Number	Date:		Rev	A00
LA-B483P		Wednesday, January 21, 2015	Sheet	79	of 102

http://www.digikey.com



Place close VRAM5 VDD ball

Place close VRAM6 VDD ball

Place close VRAM5VDDQ ball

Place close VRAM6VDDQ ball

FBVREF Termination


Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low

Security Classification		Compal Secret Data		Title	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	GPU-VRAM5,6 (3/4)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-B483P	Rev A00
Date:	Wednesday, January 21, 2015	Sheet	80	of	102


http://www.digitizer.com

Main Func = dGPU


Data Bits 63:32 RANK 1




Place close VRAM7 VDD ball




Place close VRAM8 VDD ball



Place close VRAM7 VDDQ ball




Place close VRAM8 VDDQ ball



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	GPU-VRAM7,8 (4/4)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date	Wednesday, January 21, 2015	Sheet	81 of 102
	LA-B483P				Rev A00

PUR203, PUR205, PUR207 and PUR209 manually change to 84.SRA12.037




N15V_GM_S Config D
 Design Current=33.5A
 56.65A <OCP< 66.7A


Component	N15V-GM-S Config D	N15-G-CT-S Config B
R1 (PR8222)	27K	64.27025.60L
R2 (PR8206)	1.5K	64.75015.60L
R3 (PR8208)	0	64.20025.60L
R4+R5 (PR8209)	1.5K	64.75015.60L
C (PC8223)	5.6nF	78.56222.20L

78.56222.20L:G88 REASON: 50V is more popular, change to 78.56224.20L

PWM-VID Specification				
	Config A	Config B	Config C	Config D
Vmin	0.5	0.5	0.5	0.5
Vmax	1.2	1.2	1.15	1.15
Vboot	0.875	0.9	0.9	1.025
Voltage Step Vstep	mV	6.25	6.25	12.5
Number of Voltage Levels N	level	96	20	20
PWM Frequency F _{sw}	MHz	1.125	0.676	0.676
PWM Minimum Pulse Width T _{min}	ns	9.26	74	74
VID Transient Time T	<100	<100	<100	<100
Component Value				
R1 (R1)	KQ	39	20	39
R2 (R1)	KQ	39	20	30
R3 (R1)	KQ	1.5	2	3
R4 (R1)	KQ	30	18	24
R5 (R1)	KQ	1.5	0	3
C	nF	1.5	2.7	1.8



I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
 Inductor:CHIP CHOKE 0.22UH PCMC104T-R22/ 1mohm/ Isat =60A rms /68.R2210.10C
 O/P cap: CHIP CAP EL 330U 2.5V M6.3*4.4 Chemi-con/79.3371V.6CL
 H/S: SIRA14DP-T1-GE3 / 6.8mohm/8.5mOhm@4.5Vgs/ 84.A14DP.037
 L/S:SIRA06DP-T1-GE3 / 2.75mohm/3.5mOhm@4.5Vgs/ 84.SRA06.037





Main Func = dGPU

3D3V_VGA_S0
1D05V_VGA_S0
 3D3V_VGA_S0 should ramp-up before VGA_Core
 VGA_Core should ramp-up before 1D5V_VGA_S0
 1D35V_VGA_S0 should ramp-up before 1D05V_VGA_S0

3D3V_S0 to 3D3V_VGA_S0
1D05V_S0 to 1D05V_VGA_S0

Combine PG8313, PG8314, PG8315 to PG8313


VGA CORE&1D05V_VGA_S0 Discharge Circuit



1D35V_VGA_S0

SIRA06DP-T1-GE3
 Id=10A, Qg=22.5-34nC
 Rds(on)=2.75-3.5m ohm

1.35V +/- 3%
 5.6A



CTx (pF)	Rise Time (µs) 10% - 90%, COUT = 0.1µF @ VIN; VOUT=0 ohm load							
	Typical values @ 25°C, 25V X7R 10% ceramic cap							
	5V	3.3V	1.8V	1.5V	1.2V	1.05V	1V	0.8V
0	107	72	46	41	36	34	33	29
220	425	276	146	122	103	91	88	74
270	489	316	172	139	121	107	104	84
470	774	487	272	224	181	159	154	123
680	1108	708	375	317	242	221	213	168
1000	1561	1007	546	441	364	314	299	234
2200	3600	2289	1240	1019	817	681	665	539
4700	7757	5092	2674	2203	1808	1592	1516	1177
10000	15700	10310	5601	4659	3674	3401	3197	2562

Table 1. Rise time vs. CTx value

Security Classification	Compal Secret Data		Title	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size Document Number LA-B483P			Date: Wednesday, January 21, 2015 Sheet 83 of 102	

<https://Dr-Bios.com>


<https://Dr-Bios.com>

Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/01/20	Disciplined Date	2016/1/20/1	Rev	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHOUT THE SHEET FOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1/01
Date: Wednesday, January 21, 2016				Sheet	01 of 01

(Blanking)

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title Reserved		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
					LA-B483P	A00
				Date:	Wednesday, January 21, 2015	Sheet 85 of 102


Main Func = UnusedParts



DAX10
R3
 PCB AAL10 LAB843P LS-B843P/B844P/B845P/B915P GOLD A31
 DAZ1AO00101

Main Func = EMICapacitors

Mind the voltage rating of the caps.



Security Classification	Compal Secret Data	
Issued Date	2015/01/20	Deciphered Date
		2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title UNUSED PARTS/EMI Capacitors		
Size	Document Number	Rev
	LA-B483P	A00
Date:	Thursday, January 22, 2015	Sheet 86 of 102

(Blanking)

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title Reserved		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-B483P	A00
				Date:	Wednesday, January 21, 2015	Sheet 87 of 102

(Blanking)

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	
				Document Number	
				Rev	
				A00	
				Date:	Wednesday, January 21, 2015
				Sheet	88 of 102

(Blanking)

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	<i>Reserved</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				<i>LA-B483P</i>	A00	
Date:	Wednesday, January 21, 2015	Sheet	89	of	102	

(Blanking)

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title Reserved		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-B483P	Rev A00
				Date:	Wednesday, January 21, 2015	Sheet 90 of 102

(Blanking)

<http://www.Bits.com>

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	Reserved	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-B483P	A00
				Date:	Wednesday, January 21, 2015	Sheet 91 of 102

(Blanking)

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title Reserved		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-B483P	A00
				Date:	Wednesday, January 21, 2015	Sheet 92 of 102

(Blanking)

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title Reserved		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-B483P	A00
				Date:	Wednesday, January 21, 2015	Sheet 93 of 102


(Blanking)

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title Reserved		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
					LA-B483P	A00
				Date:	Wednesday, January 21, 2015	Sheet 94 of 102

(Blanking)


Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title Reserved		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-B483P	A00
				Date:	Wednesday, January 21, 2015	Sheet 95 of 102

CPU XDP



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title	CPU XDP;PCH XDP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev A00
				LA-B483P	
				Date: Wednesday, January 21, 2015	Sheet 96 of 102


CLK Block Diagram




<https://Dr-Bios.com>

Security Classification	Compel Secret Data		Compel Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-B483P
				Date: Wednesday, January 21, 2015
				Sheet 97 of 102



Shark Bay Platform Power Sequence





(DC mode)




Wistron SHARK BAY POWER UP SEQUENCE DIAGRAM






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title	Power Block Diagram
Size	Document Number		Rev	A00
	LA-B483P		Date:	Wednesday, January 21, 2015
	Sheet	100	of	102

PCH SMBus Block Diagram



KBC SMBus Block Diagram





<https://Dr-Bios.com>

Security Classification	Compal Secret Data		Title	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	A00	
Date:	Wednesday, January 21, 2015	Sheet	101	of 102

Compal Electronics, Inc.
SMBUS Block Diagram
LA-B483P

Thermal Block Diagram

Audio Block Diagram



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/20	Deciphered Date	2015/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Thermal/Audio Block Diagram
Date: Wednesday, January 21, 2015			Sheet: 102 of 102	Rev: A00

<https://www.compal.com>