

Compal Confidential

Model Name : VIUS3/S4
File Name : LA-8952PR01
BOM P/N:43

Compal Confidential

VIUS3/S4 M/B Schematics Document

Intel Ivy Bridge ULV Processor + Panther Point PCH AMD Seymour XT


2013-01-07

REV : 0 . 1

www.toshiba.com

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number LA-8952P	Rev 0.1
Date: Thursday, January 10, 2013			Sheet	1 of 55

Chief River



Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/21	Deciphered Date	2012/12/31	MB Block Diagram
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Date: Thursday, January 10, 2013 Sheet 2 of 55

Voltage Rails

power plane	+B	+5VALW	+1.5V	+5VS +3VS +1.5VS +1.05VS_VTT +CPU_CORE +VGA_CORE +VCC_GFXCORE_AXG
		+3VALW	+1.5V_IO	+1.8VS +0.75VS
State				
S0	○	○	○	○
S3	○	○	○	✗
S5 S4/AC	○	○	✗	✗
S5 S4/ Battery only	○	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b	Thermal Sensor F75303M	1001_101xb

PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

AMD-GPU SM Bus address

Device	Address
Internal thermal sensor	1001 111Xb (0x9E)

SMBUS Control Table

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN WWAN	Thermal Sensor	PCH
SMB_EC_CK1	KB9012	X	✓	X	X	X	X	X
SMB_EC_DA1	+3VALW		+3VALW					
SMB_EC_CK2	KB9012	X	X	X	X	X	X	✓
SMB_EC_DA2	+3VALW							+3VS
SMBCLK	PCH	X	X	X	✓	✓	X	X
SMBDATA	+3VALW				+3VS	+3VS		
SML0CLK	PCH	X	X	X	X	X	X	X
SML0DATA	+3VALW							
SML1CLK	PCH	✓	X	✓	X	X	✓	X
SML1DATA	+3VALW	+3VS		+3VS			+3VS	

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

Board ID / SKU ID Table for AD channel

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Vcc	3.3V +/- 5%					
Ra/Rc/Re	100K +/- 5%					
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max	Project	Phase
0	0	0 V	0 V	0 V	G-series	MP
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	G-series	PVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	G-series	DVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	G-series	EVT
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	Y-series	EVT
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	Y-series	DVT
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	Y-series	PVT
7	NC	2.500 V	3.300 V	3.300 V	Y-series	MP

USB Port Table

USB 3.0	USB 2.0	Port	3 External USB Port
xHCI1	EHCI1	0	
xHCI2		1	USB 3.0 Port (Left Side)
xHCI3		2	Mini Card(WLAN)
xHCI4		3	Touch Panel
		4	X (USB PORT disabled on HM70)
		5	X (USB PORT disabled on HM70)
	EHCI2	6	X (USB PORT disabled on HM70)
		7	X (USB PORT disabled on HM70)
		8	USB/B (Right Side USB-BD)
		9	USB/B (Right Side USB-BD)
		10	USB Port (Right Side CR-BD)
		11	Camera (LVDS)
		12	X (USB PORT disabled on HM70)
		13	X (USB PORT disabled on HM70)

HM70 Disable xHCI3, xHCI4

BOM Structure Table

BTO Item	BOM Structure
INTEL UMA only	UMA@
GPU:Seymour XT	PX@
HDMI	HDMI@
HDD1 (HM77 SATA 3.0)	HDD1@
HDD2 (HM70 SATA 2.0)	HDD2@
Intel-USB3.0	USB3@
PCH HM77@	HM77@
PCH HM70@	HM70@
10/100 LAN	8105@
GIGA LAN	8111@
AOAC	AOAC@
CMOS	CMOS@
Deep S3	DS3@
mSATA SSD	mSATA@
Connector	ME@
45 LEVEL	45@
Unpop	@

SATA Port Table

	HM77	HM70	
SATA P0	GEN3/2/1	GEN3/2/1	SSD
SATA P1	GEN3/2/1	Disable	HDD (HM77)
SATA P2	GEN2/1	GEN2/1	HDD (HM70)
SATA P3	GEN2/1	Disable	
SATA P4	GEN2/1	GEN2/1	
SATA P5	GEN2/1	GEN2/1	

HM70 Disable P1,P3

PCIe Port Table

	HM77	HM70	
PCIe P1	Enable	Enable	LAN
PCIe P2	Enable	Enable	WLAN
PCIe P3	Enable	Enable	
PCIe P4	Enable	Enable	
PCIe P5	Enable	Disable	
PCIe P6	Enable	Disable	
PCIe P7	Enable	Disable	
PCIe P8	Enable	Disable	

HM70 Disable P5,P6,P7,P8

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number		Rev
				LA-8952P		0.1
				Date: Thursday, January 10, 2013 Sheet 3 of 55		

Notes List

Power-Up/Down Sequence

- All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.
- VDDR3 should ramp-up before or simultaneously with VDDC.
- For LVDS, DPx_VDD10 should ramp-up before DPx_VDD18 and the PCIe Reference clock should begin before DPx_VDD18. For power-down, DPx_VDD18 should ramp-down before DPx_VDD10.
- The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD_CT starts to ramp-up (or vice versa).)

VDDR3(3.3VGS)

PCIE_VDDC(1.0V)

VDDR1(1.5VGS)

VDDC/VDDCI(1.12V)

VDD_CT(1.8V)


PERSTb

REFCLK


Straps Reset

Straps Valid

Global ASIC Reset



CPU part



PCH part




Without BACO option :

PXS_RST# : Low -> Reset dGPU ; High -> Normal operation
PXS_PWREN : Low -> dGPU Power OFF ; High -> dGPU Power ON

BACO option :

PXS_RST# : High -> Normal operation (dGPU is not reset on BACO mode)
PXS_PWREN : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)

dGPU Power Pins	Voltage	PX 3.0	BACO Mode	Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD, DP[D:A]_VDD18, AVDD, VDD1D1, A2VDDQ, VDD2D1, DPLL_PVDD, MPV18, and SPV18	1.8V	OFF	ON	1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and SPV10	1.0V	OFF	ON	575mA
PCIE_VDDC	1.0V	OFF	ON	2A
VDDR3, and A2VDD	3.3V	OFF	ON	190mA
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode) BIF_VDDC=VGA_CORE When GPU enable BIF_VDDC=1.0V When BACO	Same as VDDC	OFF	ON Same as PCIE_VDDC	70mA
VDDR1	1.5V	OFF	OFF	2.8A
VDDC/VDDCI	1.12V	OFF	OFF	12.9A




PCB part




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-8952P	0.1
				Date	Sheet
				Thursday, January 10, 2013	4 of 55

PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
 PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

Layout placement: Place close to U8 (GPU)







eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms, even if disable eDP function...




Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)

Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	PROCESSOR(1/7) DMI, FDI, PEG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number	Date:		Sheet	of
	LA-8952P	Thursday, January 10, 2013		5	of 55

PCH->CPU
 UNCOREPWRGOOD:非CORE外的電OK
 SM_DRAMPWRKOK:DRAM power ok
 RESET#:CPU後請CPU微reset




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Processor(3/7) DDRIII
Size	Document Number	Date	Thursday, January 10, 2013	Rev
Custom	LA-8952P	Sheet	6	0.1



DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B






SM_DRAMRST# HIGH,DDR3 DRAMRST# HIGH
Dimm not reset

S0
DRAMRST_CNTRL_PCH High ,MOS ON
SM_DRAMRST# lo,DDR3 DRAMRST# HIGH
Dimm not reset

S3
DRAMRST_CNTRL_PCH Low ,MOS OFF
SM_DRAMRST# lo,DDR3 DRAMRST# HIGH
Dimm not reset

S4,5
DRAMRST_CNTRL_PCH Low ,MOS OFF
SM_DRAMRST# lo,DDR3 DRAMRST# low
Dimm reset


Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Processor(3/7) DDRIII
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Document Number LA-8952P			Rev 0.1	
Date: Thursday, January 10, 2013			Sheet 7 of 55	



www.rosefx.com

These pins are for solder joint reliability and non-critical to function. For BGA only.

CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed




UMA, Optimus eDP 啟動
DISO eDP 關閉

eDP enable	
CFG4	* 1: Disable 0: Enable



PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) 1x16 PCI Express 10: 2x8 PCI Express 01: Reserved 00: 1x8, 2x4 PCI Express



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-8952P	Rev 0.1
				Date: Thursday, January 10, 2013	Sheet 8 of 55

INTEL Recommend VCC
4*470UF,12*22uF(0805) and 35*2.2uF(0402)
PD0.8
CAP at Power side

INTEL Recommend VCCIO
2*330UF,10*10uF(0603) and 26*1uF(0402)
PD0.8
CAP at Power side

POWER

UCPU1F

8.5A

ULV type
DC 33A

+CPU_CORE

+1.05VS_VTT

- A26 VCC1
- A29 VCC2
- A31 VCC3
- A34 VCC3
- A35 VCC4
- A38 VCC5
- A39 VCC6
- A42 VCC7
- C26 VCC8
- C27 VCC9
- C32 VCC10
- C34 VCC11
- C37 VCC12
- C39 VCC13
- C42 VCC14
- D27 VCC15
- D32 VCC16
- D34 VCC17
- D37 VCC18
- D39 VCC19
- D42 VCC20
- E28 VCC21
- E28 VCC22
- E32 VCC23
- E34 VCC24
- E37 VCC25
- E38 VCC26
- F25 VCC27
- F26 VCC28
- F28 VCC29
- F32 VCC30
- F34 VCC31
- F37 VCC32
- F38 VCC33
- F42 VCC34
- G42 VCC35
- H25 VCC36
- H26 VCC37
- H28 VCC38
- H29 VCC39
- H32 VCC40
- H34 VCC41
- H35 VCC42
- H37 VCC43
- H39 VCC44
- H40 VCC45
- J25 VCC46
- J26 VCC47
- J28 VCC48
- J29 VCC49
- J32 VCC50
- J34 VCC51
- J35 VCC52
- J37 VCC53
- J38 VCC54
- J40 VCC55
- J42 VCC56
- K26 VCC57
- K27 VCC58
- K29 VCC59
- K32 VCC60
- K34 VCC61
- K35 VCC62
- K37 VCC63
- K39 VCC64
- K42 VCC65
- L25 VCC66
- L28 VCC68
- L33 VCC69
- L36 VCC70
- L40 VCC71
- N29 VCC72
- N30 VCC73
- N34 VCC74
- N37 VCC75
- N38 VCC76

CORE SUPPLY

PEG IO AND DDR IO

- AF46 VCCI01
- AG48 VCCI03
- AG50 VCCI04
- AG51 VCCI05
- AJ17 VCCI06
- AJ21 VCCI07
- AL25 VCCI08
- AL43 VCCI09
- AL47 VCCI10
- AK50 VCCI11
- AK51 VCCI12
- AL14 VCCI13
- AL15 VCCI14
- AL16 VCCI15
- AL20 VCCI16
- AL22 VCCI17
- AL26 VCCI18
- AL45 VCCI19
- AL48 VCCI20
- AM16 VCCI21
- AM17 VCCI22
- AM21 VCCI23
- AM33 VCCI24
- AM37 VCCI25
- AN20 VCCI26
- AN42 VCCI27
- AN45 VCCI28
- AN48 VCCI29
- AA14 VCCI30
- AA15 VCCI31
- AB17 VCCI32
- AB20 VCCI33
- AC18 VCCI34
- AD16 VCCI35
- AD18 VCCI36
- AD21 VCCI37
- AE14 VCCI38
- AE15 VCCI39
- AF16 VCCI40
- AF18 VCCI41
- AF20 VCCI42
- AG15 VCCI43
- AG16 VCCI44
- AG17 VCCI45
- AG50 VCCI46
- AG21 VCCI47
- AJ14 VCCI48
- AJ15 VCCI49

EOL PEG

+1.05VS_VTT

VCCIO_SEL

+1.05VS_VTT





+1.05VS_VTT

+1.05VS_VTT

QUIET RAILS



SVID

SENSE LINES




Should change to connect form power circuit & layout differential with VCCIO_SENSE.

Check list 1.5







Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Document Number			LA-8952P	
Date:	Thursday, January 10, 2013	Sheet	11	of 55


All VREF traces should have 10 mil trace width



Layout Note:
Place near JDIMM1



Layout Note:
Place near JDIMM1.203,204





<Address: SA1:SA0=00>

Channel A


MMIO_1 Standard H:4.0mm

Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	DDR III DIMMB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		
Custom	LA-8952P	0.1		
Date:	Thursday, January 10, 2013	Sheet	12	of 55


RTCST close to RAM door






INTVRMEN
 * H : Integrated VRM enable
 L : Integrated VRM disable
 (INTVRMEN should always be pull high.)







HDA_SDO
 ME debug mode this signal has a weak internal PD
 * Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)



This signal has a weak internal pull-down
 On Die PLL VR Select is supplied by
 *1.5V when sampled high
 1.8V when sampled low
 Needs to be pulled High for Huron River platform





Prevent back drive issue.



2MB SPI ROM FOR ME & Non-share ROM.

U6 Rersver 4M+2M Solution




SSD

HDD0 w/ HM77 Disable w/ HM70

HDD1 w/ HM70

Disable w/ HM70

**GPIO19 has internal Pull up
GPIO21 Debug Port DG 1.2 PH 4.7K +3VS**









Boot BIOS Strap		
Boot BIOS	GPIO51	GPIO19
LPC	0	0
Reserved	0	1
-	1	0
* SPI	1	1




Security Classification	Compal Secret Data		
Issued Date	2011/06/24	Deciphered Date	2012/07/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		
Title PCH (1/9) SATA,HDA,SPI, LPC, XDP		
Size	Document Number	Rev
Custom	LA-8952P	0.1
Date:	Thursday, January 10, 2013	Sheet 13 of 55





	GPIO67
	DGPU_PRSN#
DIS, Optimus	0
UMA	1





not support Deep S4,S5 can be left unconnected. Check list1.5 P.81

not support AMT APWROK can mux with PWROK (check list1.5 P.47)










No use PH 10K +3VALW




















Ring Indicator CRB1.0 PH 10K +3VALW




For DS3 SUSACK#



System Power Management



DSWODVREN - On Die DSW VR Enable
 H : Enable internal DSW +1.05VS
 L : Disable
 Must always PH at +RTCCVCC




not support Deep S4,S5 DPWROK mux with RSMRST# check list1.5 P.50



Can be left NC when IAMT is not support on the platform


not support Deep S4,S5 can NC PCH EDS1.5 P.75

If Intel LAN no use, can let be NC.




tell PCH all power ok but cpu core

ALL power OK




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (3/9) DMI,FDI,PM Document Number LA-8952P Date: Thursday, January 10, 2013 Sheet 15 of 55




Check list 1.5 P.60 disable Graphics
 ALL Can NC
 but DAC_IREF still need PD

LVDS disable:
 DATA/Clock/Control an NC
 VCC_TX_LVDS,VCCA_LVDS PD to GND

CRT disable:
 DATA/Clock/Control an NC
 VCCADAC connect to +3VS
 DAC_IREF connect 1K_0402_5%



UM77 not support
 LVDS/CRT




CRT disable
 use 1K_0402_5%

LVDS

Digital Display Interface



CRT



Place close to connector side


HDMI
 HDMI D2
 HDMI D1
 HDMI D0
 HDMI CLK

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title PCH (4/9) LVDS,CRT,DP,HDMI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PANTHER ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-8952P
Date:	Thursday, January 10, 2013	Sheet	16 of 55	Rev 0.1





Boot BIOS Strap			
GPIO19 GPIO51 Boot BIOS			
GNT1#/ GPIO51	Bit11	Bit10	Destination
Internal	1	1	SPI *
PH	0	0	LPC
	0	1	Reserved

CR Check list 1.5 only use for GPIO
No use PH +3VS
Only GPIO function
CR Check list 1.5 only use for GPIO
無須PH(Internal PH),如做GPIO PH +3VS








A16 swap override Strap/Top-Block Swap Override jumper




Low=A16 swap override/Top-Block Swap Override enabled	High=Default *
PCI_GNT1#	



USB3.0




HM70 not support USB port 4,5,6,7,12,13
0110 modify WLAN USB port to USB8
Port9 is for debug.



Security Classification		Compal Secret Data		Title		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Compal Electronics, Inc. PCH (5/9) PCI, USB, NVRAM		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-8952P	Rev 0.1
Date:	Thursday, January 10, 2013	Sheet	17	of 55		



HDA_SYNC PH(PLL =+1.5VS)

GPIO28
On-Die PLL Voltage Regulator
 This signal has a weak internal pull up
 * H : On-Die PLL voltage regulator enable
 L : On-Die PLL Voltage Regulator disable






Debug Port DG 1.2 PH 4.7K +3VALW_PCH

Deep S4,S5 wake event signal
 RTC alarm,Power BTN,GPIO27
 PCH_GPIO27 (Have internal Pull-High)
 Deep S4,S5 wake event signal




SATA2GP/GPIO36 & SATA3GP/GPIO37
 Sampled at Rising edge of PWROK.
 Weak internal pull-down.
 (weak internal pull-down is disabled after PLTRST# de-asserts)
 NOTE: This signal should NOT be pulled high when strap is sampled




GPIO24 Unmultiplexed
 NOTE: GPIO24 configuration register bits are not cleared by CF9h reset event.
 CRB1.0 PH10K to +3VALW

Fan Tachometer Inputs
 TACH1~7 only on server can insted to GPIO

No use PH 10K +3VS	PCH_GPIO00	T7
No use PH 10K +3VS	PCH_GPIO1	A42
No use PH 10K +3VS	PCH_GPIO6	H36
No use PH 10K +3VALW	<37> EC_SCI#	E38
No use PH 10K +3VALW	<37> EC_SMI#	C10
No use PH +3VALW	PCH_GPIO12	C4
No use PH +3VALW	<37> EC_LID_OUT#	G2
No use PH +3VS	msATA_DET#	U2
No use PH +3VS	<22,49> VGA_PWRGD	D40
No use PH 10K +3VS	Blue Booth BT_DISABLE	E8
No use PH +3VALW	DDR3 PCH_GPIO24	E16
No use PD 10K to GND	EC_WAKE#	P8
No use PH 10K +3VALW	PCH_GPIO28	K1
No use PH 10K +3VS	BT ON/OFF PCH_BT_ON#	K4
No use can NC	PCH_GPIO35	V8
Can't PH	INTEL_BT_OFF#	M5
Can't PH	PCH_GPIO37	M3
No use PH 10K +3VS	Optimus(L)/ non optimus(H) OPTIMUS_EN#	N2
No use PH 10K +3VS	PCH_GPIO39	V13
No use PH 10K +3VS	PCH_GPIO48	V3
SATA5GP&TEMP_ALERT# CRB PH 10K +3VS	PCH_GPIO49	D6
No use PH +3VALW	PCH_GPIO57	




GPIO38	
OPTIMUS_EN#	
* Muxless	0
nonMuxless	1






GPIO36/GPIO37 is Strap functionality that requires internal pull down to be sampled at rising PWROK. When uses as SATA2GP/SATA3GP for mechanical presence detect -use an external pull up 150K-200K ohm to Vcc3_3
 When used as GP input -ensure GPI is not driven high during strap sampling window
 When Unused as GPIO or SATA*GP -use 8.2K-10K pull-down
 check list page 47

PCH_GPIO69	Function
0	non DS3
1	DS3




PCH_GPIO70	Function
0	13/14 "
1	NA
PCH_GPIO71	
0	USB3 . 0
1	USB2 . 0



9/15 Layout request remove Test point They will route by itself

9/15 Layout request remove Test point They will route by itself

0419 ESD request to reserve PCH_THRMTRIP#_R



Thermal Sensor share with VCCADAC power rail so can't remove this power

On-Die PLL Voltage Regulator
 H : On-Die PLL voltage regulator enable
 VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2, VCCAPLLSATA

On-Die PLL Voltage Regulator
 H : On-Die PLL voltage regulator enable
 VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2, VCCAPLLSATA

PCH Power Rail Table			
Voltage Rail	Voltage	S0 Iccmax Current(A)	
V_PROC_IO	1.05	0.001	Processor I/F
V5REF	5	0.001	PCH Core Well Reference Voltage
V5REF_Sus	5	0.001	Suspend Well Reference Voltag
Vcc3_3	3.3	0.266	I/O Buffer Voltage
VccADAC	3.3	0.001	Display DAC Analog Power. This power is supplied by the core well.
VccADPLLA	1.05	0.08	Display PLL A power
VccADPLLB	1.05	0.08	Display PLL B power
VccCore	1.05	1.3	Internal Logic Voltage
VccDMI	1.05	0.042	DMI Buffer Voltage
VccIO	1.05	2.925	Core Well I/O buffers
VccASW	1.05	1.01	1.05 V Supply for Intel R Management Engine and Integrated LAN
VccSPI	3.3	0.02	3.3 V Supply for SPI Controller Logic
VccDSW	3.3	0.003	3.3v supply for Deep S4/S5 well
VccpNAND	1.8	0.19	1.8V power supply for DF_TV5
VccRTC	3.3	6 uA	Battery Voltage
VccSus3_3	3.3	0.266	Suspend Well I/O Buffer Voltage
VccSusHDA	3.3 / 1.5	0.01	High Definition Audio Controller Suspend Voltage
VccVRM	1.8 / 1.5	0.16	1.8 V Internal PLL and VRMs (1.8 V for Desktop)
VccCLKDMI	1.05	0.02	DMI Clock Buffer Voltage
VccSSC	1.05	0.095	Spread Modulators Power Supply
VccDIFFCLKN	1.05	0.055	Differential Clock Buffers Power Supply
VccALVDS	3.3	0.001	Analog power supply for LVDS (Mobile Only)
VccTX_LVDS	1.8	0.06	Analog power supply for LVDS (Mobile Only)

I/O Buffer Voltage


Internal PLL and VRM(+1.5VS)

DMI buffer logic

Core Well I/O Buffer



VccDFTERM should PH +1.8VS or +3VS

For SPI control logi





VCC3_3 = 266mA detail waiting for newest spec
 VCCDMI = 42mA detail waiting for newest spec

GPIO28
 On-Die PLL Voltage Regulator
 H : On-Die PLL voltage regulator enable
 VCCFDIPLL,VCCAPLLEXP,VCCAPLLDMI2,VCCAPLLSATA



Isolation between SSC (AG33) and DIFFCLKN(AF33,AF34,AG34) 18mil width(DIFFCLKN) 10mil (SSC)


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
				PCH (8/9) PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Customer	Document Number	Rev		
	LA-8952P	0.1		
Date	Thursday, January 10, 2013	Sheet	20	of 55



www.prosefire.com

Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Compal Electronics, Inc. PCH (9/9) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number LA-8952P	Rev 0.1
Date: Thursday, January 10, 2013				Sheet	21 of 55

<5> PEG_HTX_C_GRX_P[15..0] PEG HTX GRX P[15..0]
 <5> PEG_HTX_C_GRX_N[15..0] PEG HTX GRX N[15..0]



U8A
 PCI EXPRESS INTERFACE
 U8B
 U8C
 U8D
 U8E
 U8F
 U8G
 U8H
 U8I
 U8J
 U8K
 U8L
 U8M
 U8N
 U8O
 U8P
 U8Q
 U8R
 U8S
 U8T
 U8U
 U8V
 U8W
 U8X
 U8Y
 U8Z
 U8AA
 U8AB
 U8AC
 U8AD
 U8AE
 U8AF
 U8AG
 U8AH
 U8AI
 U8AJ
 U8AK
 U8AL
 U8AM
 U8AN
 U8AO
 U8AP
 U8AQ
 U8AR
 U8AS
 U8AT
 U8AU
 U8AV
 U8AW
 U8AX
 U8AY
 U8AZ
 U8BA
 U8BB
 U8BC
 U8BD
 U8BE
 U8BF
 U8BG
 U8BH
 U8BI
 U8BJ
 U8BK
 U8BL
 U8BM
 U8BN
 U8BO
 U8BP
 U8BQ
 U8BR
 U8BS
 U8BT
 U8BU
 U8BV
 U8BW
 U8BX
 U8BY
 U8BZ
 U8CA
 U8CB
 U8CC
 U8CD
 U8CE
 U8CF
 U8CG
 U8CH
 U8CI
 U8CJ
 U8CK
 U8CL
 U8CM
 U8CN
 U8CO
 U8CP
 U8CQ
 U8CR
 U8CS
 U8CT
 U8CU
 U8CV
 U8CW
 U8CX
 U8CY
 U8CZ
 U8DA
 U8DB
 U8DC
 U8DD
 U8DE
 U8DF
 U8DG
 U8DH
 U8DI
 U8DJ
 U8DK
 U8DL
 U8DM
 U8DN
 U8DO
 U8DP
 U8DQ
 U8DR
 U8DS
 U8DT
 U8DU
 U8DV
 U8DW
 U8DX
 U8DY
 U8DZ
 U8EA
 U8EB
 U8EC
 U8ED
 U8EE
 U8EF
 U8EG
 U8EH
 U8EI
 U8EJ
 U8EK
 U8EL
 U8EM
 U8EN
 U8EO
 U8EP
 U8EQ
 U8ER
 U8ES
 U8ET
 U8EU
 U8EV
 U8EW
 U8EX
 U8EY
 U8EZ
 U8FA
 U8FB
 U8FC
 U8FD
 U8FE
 U8FF
 U8FG
 U8FH
 U8FI
 U8FJ
 U8FK
 U8FL
 U8FM
 U8FN
 U8FO
 U8FP
 U8FQ
 U8FR
 U8FS
 U8FT
 U8FU
 U8FV
 U8FW
 U8FX
 U8FY
 U8FZ
 U8GA
 U8GB
 U8GC
 U8GD
 U8GE
 U8GF
 U8GG
 U8GH
 U8GI
 U8GJ
 U8GK
 U8GL
 U8GM
 U8GN
 U8GO
 U8GP
 U8GQ
 U8GR
 U8GS
 U8GT
 U8GU
 U8GV
 U8GW
 U8GX
 U8GY
 U8GZ
 U8HA
 U8HB
 U8HC
 U8HD
 U8HE
 U8HF
 U8HG
 U8HH
 U8HI
 U8HJ
 U8HK
 U8HL
 U8HM
 U8HN
 U8HO
 U8HP
 U8HQ
 U8HR
 U8HS
 U8HT
 U8HU
 U8HV
 U8HW
 U8HX
 U8HY
 U8HZ
 U8IA
 U8IB
 U8IC
 U8ID
 U8IE
 U8IF
 U8IG
 U8IH
 U8II
 U8IJ
 U8IK
 U8IL
 U8IM
 U8IN
 U8IO
 U8IP
 U8IQ
 U8IR
 U8IS
 U8IT
 U8IU
 U8IV
 U8IW
 U8IX
 U8IY
 U8IZ
 U8JA
 U8JB
 U8JC
 U8JD
 U8JE
 U8JF
 U8JG
 U8JH
 U8JI
 U8JJ
 U8JK
 U8JL
 U8JM
 U8JN
 U8JO
 U8JP
 U8JQ
 U8JR
 U8JS
 U8JT
 U8JU
 U8JV
 U8JW
 U8JX
 U8JY
 U8JZ
 U8KA
 U8KB
 U8KC
 U8KD
 U8KE
 U8KF
 U8KG
 U8KH
 U8KI
 U8KJ
 U8KK
 U8KL
 U8KM
 U8KN
 U8KO
 U8KP
 U8KQ
 U8KR
 U8KS
 U8KT
 U8KU
 U8KV
 U8KW
 U8KX
 U8KY
 U8KZ
 U8LA
 U8LB
 U8LC
 U8LD
 U8LE
 U8LF
 U8LG
 U8LH
 U8LI
 U8LJ
 U8LK
 U8LL
 U8LM
 U8LN
 U8LO
 U8LP
 U8LQ
 U8LR
 U8LS
 U8LT
 U8LU
 U8LV
 U8LW
 U8LX
 U8LY
 U8LZ
 U8MA
 U8MB
 U8MC
 U8MD
 U8ME
 U8MF
 U8MG
 U8MH
 U8MI
 U8MJ
 U8MK
 U8ML
 U8MN
 U8MO
 U8MP
 U8MQ
 U8MR
 U8MS
 U8MT
 U8MU
 U8MV
 U8MW
 U8MX
 U8MY
 U8MZ
 U8NA
 U8NB
 U8NC
 U8ND
 U8NE
 U8NF
 U8NG
 U8NH
 U8NI
 U8NJ
 U8NK
 U8NL
 U8NM
 U8NN
 U8NO
 U8NP
 U8NQ
 U8NR
 U8NS
 U8NT
 U8NU
 U8NV
 U8NW
 U8NX
 U8NY
 U8NZ
 U8OA
 U8OB
 U8OC
 U8OD
 U8OE
 U8OF
 U8OG
 U8OH
 U8OI
 U8OJ
 U8OK
 U8OL
 U8OM
 U8ON
 U8OO
 U8OP
 U8OQ
 U8OR
 U8OS
 U8OT
 U8OU
 U8OV
 U8OW
 U8OX
 U8OY
 U8OZ
 U8PA
 U8PB
 U8PC
 U8PD
 U8PE
 U8PF
 U8PG
 U8PH
 U8PI
 U8PJ
 U8PK
 U8PL
 U8PM
 U8PN
 U8PO
 U8PP
 U8PQ
 U8PR
 U8PS
 U8PT
 U8PU
 U8PV
 U8PW
 U8PX
 U8PY
 U8PZ
 U8QA
 U8QB
 U8QC
 U8QD
 U8QE
 U8QF
 U8QG
 U8QH
 U8QI
 U8QJ
 U8QK
 U8QL
 U8QM
 U8QN
 U8QO
 U8QP
 U8QQ
 U8QR
 U8QS
 U8QT
 U8QU
 U8QV
 U8QW
 U8QX
 U8QY
 U8QZ
 U8RA
 U8RB
 U8RC
 U8RD
 U8RE
 U8RF
 U8RG
 U8RH
 U8RI
 U8RJ
 U8RK
 U8RL
 U8RM
 U8RN
 U8RO
 U8RP
 U8RQ
 U8RR
 U8RS
 U8RT
 U8RU
 U8RV
 U8RW
 U8RX
 U8RY
 U8RZ
 U8SA
 U8SB
 U8SC
 U8SD
 U8SE
 U8SF
 U8SG
 U8SH
 U8SI
 U8SJ
 U8SK
 U8SL
 U8SM
 U8SN
 U8SO
 U8SP
 U8SQ
 U8SR
 U8SS
 U8ST
 U8SU
 U8SV
 U8SW
 U8SX
 U8SY
 U8SZ
 U8TA
 U8TB
 U8TC
 U8TD
 U8TE
 U8TF
 U8TG
 U8TH
 U8TI
 U8TJ
 U8TK
 U8TL
 U8TM
 U8TN
 U8TO
 U8TP
 U8TQ
 U8TR
 U8TS
 U8TT
 U8TU
 U8TV
 U8TW
 U8TX
 U8TY
 U8TZ
 U8UA
 U8UB
 U8UC
 U8UD
 U8UE
 U8UF
 U8UG
 U8UH
 U8UI
 U8UJ
 U8UK
 U8UL
 U8UM
 U8UN
 U8UO
 U8UP
 U8UQ
 U8UR
 U8US
 U8UT
 U8UU
 U8UV
 U8UW
 U8UX
 U8UY
 U8UZ
 U8VA
 U8VB
 U8VC
 U8VD
 U8VE
 U8VF
 U8VG
 U8VH
 U8VI
 U8VJ
 U8VK
 U8VL
 U8VM
 U8VN
 U8VO
 U8VP
 U8VQ
 U8VR
 U8VS
 U8VT
 U8VU
 U8VV
 U8VW
 U8VX
 U8VY
 U8VZ
 U8WA
 U8WB
 U8WC
 U8WD
 U8WE
 U8WF
 U8WG
 U8WH
 U8WI
 U8WJ
 U8WK
 U8WL
 U8WM
 U8WN
 U8WO
 U8WP
 U8WQ
 U8WR
 U8WS
 U8WT
 U8WU
 U8WV
 U8WW
 U8WX
 U8WY
 U8WZ
 U8XA
 U8XB
 U8XC
 U8XD
 U8XE
 U8XF
 U8XG
 U8XH
 U8XI
 U8XJ
 U8XK
 U8XL
 U8XM
 U8XN
 U8XO
 U8XP
 U8XQ
 U8XR
 U8XS
 U8XT
 U8XU
 U8XV
 U8XW
 U8XX
 U8XY
 U8XZ
 U8YA
 U8YB
 U8YC
 U8YD
 U8YE
 U8YF
 U8YG
 U8YH
 U8YI
 U8YJ
 U8YK
 U8YL
 U8YM
 U8YN
 U8YO
 U8YP
 U8YQ
 U8YR
 U8YS
 U8YT
 U8YU
 U8YV
 U8YW
 U8YX
 U8YY
 U8YZ
 U8ZA
 U8ZB
 U8ZC
 U8ZD
 U8ZE
 U8ZF
 U8ZG
 U8ZH
 U8ZI
 U8ZJ
 U8ZK
 U8ZL
 U8ZM
 U8ZN
 U8ZO
 U8ZP
 U8ZQ
 U8ZR
 U8ZS
 U8ZT
 U8ZU
 U8ZV
 U8ZW
 U8ZX
 U8ZY
 U8ZZ



PCI EXPRESS INTERFACE



216-0774207-A11ROB_FCBGA631


PCIE LANE

PEG GTX HRX P[0..15] PEG GTX HRX P[0..15] <5>
 PEG GTX HRX N[0..15] PEG GTX HRX N[0..15] <5>








216-0774207-A11ROB_FCBGA631


PX@ LVDS



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Rev 0.1
Date: Thursday, January 10, 2013				Sheet 22 of 55




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/12	Deciphered Date	2013/10/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SeymourXT S3 BACO POWER
Size	C	Document Number	LA-8952P	Rev
Date:	Thursday, January 10, 2013	Sheet	24	of 55



www.electronics.com

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title SeymourXT-S3 DP PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Rev 0.1
				Date: Thursday, January 10, 2013	Sheet 25 of 55



9/28 Reserved for VGA_CORE
10/8 change to B2 size

Change to 0 ohm
P/N

Change to 0 ohm
P/N


0120 change power rail to +PCIE_VDDR

Change to 0 ohm
P/N

7/22 modify

+BIF_VDDC

VGA CORE







Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	SeymourXT-S3 PWR/GND			
Size	Document Number	Rev	0.1	
Date:	Thursday, January 10, 2013	Sheet	26	of 55

- <28> M_DA[63..0] M_DA[63..0]
- <28> M_MA[13..0] M_MA[13..0]
- <28> M_DQM[7..0] M_DQM[7..0]
- <28> M_DQS[7..0] M_DQS[7..0]
- <28> M_DQS#[7..0] M_DQS#[7..0]



PARK SCL has different recommend

9/28 change P/N to SD034100A3UR455

10_0402_1% DRAM_RST



Route 50ohms single-ended/100ohm diff and keep short debug only, for clock observation,if not need, DNI.





Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
K4W1G1646G-BC11 Samsung 128MB PN:SA00004GS00	R461	R360	R362
H5TQ1G63DFR-11C Hynix 128MB PN:SA000041S20	R462	R359	R362
K4W2G1646C-BC11 Samsung 256MB PN:SA000047Q00	R461	R360	R361
H5TQ2G63BFR-11C/H5TQ2G63DFR-11C Hynix 256MB PN:SA00003YO10/ SA00003YOAO	R462	R359	R361
S IC D3 128MX16 K4W2G1646E-BC11 Samsung 256MB	R461	R359	R361



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SeymourXT-S3 MEM Interface Document Number Date: Thursday, January 10, 2013
Rev	0.1	Sheet	27	of 55

- <27> M_DA[63..0] M_DA[63..0]
- <27> M_MA[13..0] M_MA[13..0]
- <27> M_DOM[7..0] M_DOM[7..0]
- <27> M_DQS[7..0] M_DQS[7..0]
- <27> M_DQS#[7..0] M_DQS#[7..0]




ref 139-02 recommend
add off page
Park SCL recommend pu 60.4 ohm
be 150Vgate


VRAM P/N :
Hynix : SA000041S10 (S IC D3 64MX16 H5TQ1G63BFR-11C FBGA C38!)
Samsung : SA000041T10 (S IC D3 64MX16 K4W1G1646E-HC11 FBGA C38!)
update VRAM PN 0619 update

Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	SeymourXT-S3 VRAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C
Date: Thursday, January 10, 2013				Sheet 28 of 55


LCD POWER CIRCUIT




CMOS Camera





VGA LCD/PANEL BD. Conn.









Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number Customer LA-8952P
Date: Thursday, January 10, 2013				Rev 0.1 Sheet 29 of 55



<16>	HDMI_CLK- CK	HDMI CLK- CK R1473	@	2	0	0402	5%	HDMI CLK- CONN
<16>	HDMI_CLK+ CK	HDMI CLK+ CK R1474	@	2	0	0402	5%	HDMI CLK+ CONN
<16>	HDMI_TX0- CK	HDMI TX0- CK R1475	@	2	0	0402	5%	HDMI TX0- CONN
<16>	HDMI_TX0+ CK	HDMI TX0+ CK R1476	@	2	0	0402	5%	HDMI TX0+ CONN
<16>	HDMI_TX1- CK	HDMI TX1- CK R1477	@	2	0	0402	5%	HDMI TX1- CONN
<16>	HDMI_TX1+ CK	HDMI TX1+ CK R1478	@	2	0	0402	5%	HDMI TX1+ CONN
<16>	HDMI_TX2- CK	HDMI TX2- CK R1480	@	2	0	0402	5%	HDMI TX2- CONN
<16>	HDMI_TX2+ CK	HDMI TX2+ CK R1481	@	2	0	0402	5%	HDMI TX2+ CONN




Security Classification	Compal Secret Data			Compal Electronics, Ltd.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title HDMI CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-8952P
				Date: Thursday, January 10, 2013	Sheet 30 of 55





H: Enable internal Regular
L: Disable

Layout Notice : Place as close chip as possible.




Layout Notice : Place as close chip as possible.

Rising time (10%-90%)ms <Rising time <100ms




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
Customer	Document Number	LAN-RTL811F/8105E		LA-8952P	0.1
Date:	Thursday, January 10, 2013	Sheet	32	of	55

Reserve gas tube for EMI go rural solution




Place Close to T71




Place Close to T72

D34/D35
 1'S PN:SC300001G00
 2'S PN:SC300002E00




Place Close to T1,T2

0320 EMI request to stuff






Reserve for EMI go rural solution

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title LAN_Transformer	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-8952P
				Date	Thursday, January 10, 2013
				Sheet	33 of 55
				Rev	0.1





SMSC thermal sensor placed near by VRAM



REMOTE1, 2+/-:
Trace width/space: 10/10 mil
Trace length: <8"

FAN1 Conn




0418 Add for LAN screw hole

www.prosefix.com


Security Classification	Compal Secret Data			Compal Electronics, Ltd.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	Fintek-Thermal IC/FAN/screw
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-8952P
				Date: Thursday, January 10, 2013	Sheet 34 of 55

SATA HDD Conn.



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		HDD/ODD/BT Connector	
2011/06/15		2012/07/11		LA-8952P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-8952P	0.1
				Date:	Thursday, January 10, 2013
				Sheet	35 of 55








600ohms @100MHz 2A
P/N: SM01000EE00




Power down (PD#) power stage for save power
0V: Power down power stage
3.3V: Power up power stage

MIC Sense
R939 place near pin13
Capless HP Sense
R940 place near pin34

Pin Assignment	Location	Function
SPK-OUT (Pin40/41/44/45)	Internal	Int Speaker
Capless HP-OUT (Pin32/33)	External	Headphone out
MIC1 (Pin21/22)	External	Mic in











Vcc	3.3V +/- 5%				
R694	100K +/- 5%				
Board ID	R695	VAD_BID min	VAD_BID typ	VAD_BID max	
0	0	0 V	0 V	0 V	MP
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	PVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	DVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	EVT

PN : SA000040B20 S IC KB9012QF A3 LQFP 128P KB CONTROLLER




Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BIOS & EC I/O Port
Size Custom	Document Number	Rev	LA-8952P	
Date:	Thursday, January 10, 2013	Sheet	37	of 55



Power Board

LED Board

IO Board




Security Classification	Compal Secret Data		Title	Rev
Issued Date	2011/06/15	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size C	Document Number
			Date:	Thursday, January 10, 2013
			Sheet	38 of 55


Compal Electronics, Inc.
ROM/KBD/PWR/CR/LED/TP Conn.

LA-8952P


0423 ESD request to reserve




0424 EMI request to add them



Place TX AC coupling Cap (C843-C850). Close to connector



For EMI request




Security Classification	Compal Secret Data	
Issued Date	2011/06/15	Deciphered Date
		2012/07/11


Title		Compal Electronics, Inc.	
USB3.0/Left USB Ports		Size	Document Number
Custom			Rev 0.1
Date:	Thursday, January 10, 2013	Sheet	39 of 55

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




+5VALW TO +5VS




+3VALW TO +3VS




+1.5V_IO to +1.5VS



For Intel S3 Power Reduction.





For Deep S3








WWW.ROSEFIX.COM

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	0.1
				LA-8952P	
Date:	Thursday, January 10, 2013	Sheet	40	of 55	




www.rosefix.com

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number C38-G series Chief River Schematic
				Date: Thursday, January 10, 2013 Sheet 41 of 55




Security Classification	Compal Secret Data		Title	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-BATTERY CONN/OTP C38-G series Chief River Schematic
Date:	Thursday, January 10, 2013	Sheet:	42	of 55




CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V

CC=0.25A-3A
IREF=1.016*Icharge
IREF=0.254V~3.048V
VCHLIM need over 95mV



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/13	Deciphered Date	2012/07/11	Title	CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		Date: Thursday, January 10, 2013 Sheet 43 of 55	
	C38-G series Chief River Schematic	0.1			

Note:
 Use TPS51125 IC can remove RTC refernece LDO
 Use TPS51427 IC must keep RTC refernece LDO




+3.3VALWP OCP (min)=5.81A
 +5VALWP OCP (min)=8.44A

Security Classification		Compal Secret Data		Title	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Date:	Thursday, January 10, 2013
				Sheet	44 of 55

Compal Electronics, Inc.
3VALWP/5VALWP
 Document Number
C38-G series Chief River Schematic
 Thursday, January 10, 2013 Sheet 44 of 55

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

Note: S3 - sleep ; S5 - power off




Security Classification	Compal Secret Data		
Issued Date	2010/01/25	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.	
PWR-+1.5VP/+1.8VSP	
Document Number	C38-G series Chief River Schematic
Rev	0.1
Date:	Thursday, January 10, 2013
Sheet	45 of 55


STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

Note: S3 - sleep ; S5 - power off



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	PWR-+1.5VP/+1.8VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	C38-G series Chief River Schematic			Rev 0.1
Custom	Date	Thursday, January 10, 2013	Sheet	46	of 55

<10,37,40,45,46,49> SUSP#




+1.05VS_VCCPP OCP (min)=20.75A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	PWR +1.05VS_VCCPP/
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date	Thursday, January 10, 2013
				Sheet	47 of 55
				Rev	0.1
				C38-G series Chief River Schematic	

VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V


output voltage adjustable network



+VCCSAP
TDC 4.2A
Peak Current 6A
OCP current 7.2A

The 1k PD on the VCCSA VIDs are empty.
These should be stuffed to ensure that
VCCSA VID is 00 prior to VCCIO stability.


WWW.ROSEFIX.COM



		Seymour XT
GPU_VID1	GPU_VID0	Core Voltage Level
1	1	0.9V
1	0	1.0V
0	1	1.1V
0	0	1.15V

+VGA_COREP
I_{ocp}=32.5A

VGA_PCIE	1.0V	1.1V
PR819	4.53K	3K





+VGFX_CORE:
 VID1=1.23V
 IccMax=33A
 Icc_TDC=21.5A
 Icc_Dyn=20.2A
 OCP~40A


For ULV 17W 1+1
 CPU_CORE LL= -2.9mΩ,
 GFX_CORE LL= -3.9mΩ,
 L DCR=1.1mΩ

+CPU_CORE:
 VID1=0.9V
 IccMax=33A
 Icc_TDC=25A
 Icc_Dyn=28A
 OCP~40A



Security Classification	Compal Secret Data		Title	
Issued Date	2009/12/01	Deciphered Date	2012/07/11	Compal Electronics, Inc.
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number C38-G series Chief River Schematic Date: Thursday, January 10, 2013
				Rev 0.1
				Sheet 50 of 55



For BOT side



For TOP side



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	CPU_CORE_CAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Thursday, January 10, 2013	Sheet	51	of	55

Version change list (P.I.R. List)


Item	Modify List	PG#	Reason for change	Date	Phase
1	Reserve support DDR3L circuit	P46	For Coustom request	2012.1.19	EVT
2	co-lay 1.8VSP for SY8033 and SY8035	P45		2012.2.24	DVT
3	Remove PX_mode signal	P49	For HW request	2012.3.12	DVT
4	Change PR503 form 0ohm to 49.9Kohm. Change PC512 from 1U to 0.1U.	P45	For S3 resum will shutdown issue.	2012.3.12	DVT
5	Change PR805 form 11.8Kohm to 10.7Kohm. Change PR807 from 5.11K to 10.7K. Change PR809 from 7.68K to 6.04K. Change PR810 from 97.6K to 93.1K.	P49	For AMD request to adjust VGA_CORE voltage.	2012.3.12	DVT
6	Add Batt_out to KB9012 pin66	P43	For Battery learning reserve.	2012.3.12	DVT
7	Remove DDR3L circurt.	P46	For reserve circuit.	2012.5.28	SVT
9					
10					
11					
12					
13					
14					
15					
16					
17					

www.rosefix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	D.1
				C38-G series Chief River Schematic	
				Date:	Thursday, January 10, 2013
				Sheet	52 of 55

COMPAL CONFIDENTIAL

MODEL NAME: *Power Sequence Block Diagram*
PCB NAME: *LA-7981P*
REVISION:
DATE: *2011/07/13*



Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-8951P
				Rev 1.0
				Date: Thursday, January 10, 2013 Sheet 53 of 55

Item	Reason for change	PG#	Modify List	Date	Phase
1	Initial : co-lay JLVDS2 (40pin) from LA-8951PR30				EVT
2	For touch screen function	P.29	adding JLVDS2 · R721	2013/01/07	EVT
3	For touch screen function	P.17 P.29 P.37	adding nets EC_TS_RST# · TS_RST# · USB20_P3 · USB20_N3	2013/01/07	EVT
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					

www.rosefix.com

Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
Date: Thursday, January 10, 2013				Sheet	54 of 55