


PAGE	Content
1	Block Diagram
2	System Setting
3	CPU(1)_DMI, PEG, FDI, CLK, MISC
4	CPU(2)_DDR3
5	CPU(3)_CFG, RSVD, GND
6	CPU(4)_PWR
7	CPU(5)_XDP
16	DDR3 SO-DIMM_0
17	DDR3 SO-DIMM_1
18	DDR3 CA_DQ VOLTAGE
19	VID controller
20	PCH_IBEX(1) SATA, IHDA, RTC, LPC
21	PCH_IBEX(2)_PCIE, CLK, SMB, PEG
22	PCH_IBEX(3)_FDI, DMI, SYS PWR
23	PCH_IBEX(4)_DP, LVDS, CRT
24	PCH_IBEX(5)_PCI, NVRAM, USB
25	PCH_IBEX(6) CPU, GPIO, MISC
26	PCH_IBEX(7)_POWER, GND
27	PCH_IBEX(8)_POWER, GND
28	PCH_SPI ROM, OTH
29	CLK_IC59LPR362
30	EC_IT8541(1/2)
31	EC_IT8541(2/2)KB, TP
32	RST_Reset Circuit
33	HANKSVILLE
34	LAN_RJ45
36	CODEC-ALC269
37	AUD_Amp & Jack
40	CB_R5C833
41	CB_R5C833
42	CB_4in1 CardReader
43	CB_NewCard
44	BUG_Debug
45	CRT_LCD Panel
46	CRT_D-Sub
48	TV_HDMI
50	FAN_Fan & Sensor
51	XDD_HDD & ODD
52	USB_USB Port *2
53	MINICARD(WLAN)
56	LED_Indicator
57	DSG_Discharge
60	DC_DC & BAT Conn.
61	BT_Bluetooth
65	ME_Conn & Skew Hole
67	PCH_XDP, ONFI
70	VGA_M96 Main (1)
71	VGA_M96 Main (2)
72	VGA_M96 MEM CHANNEL A
73	VGA_M96 MEM CHANNEL B
74	VGA_M96 Power (1)
75	VGA_M96 Power (2)
76	VGA_M96 THERMAL/Memory SS
77	VGA_M96 Straps
78	VGA_POWER_VGA_CORE & RAM
79	VGA_POWER_VGA_+1.2VS_+1.1VS
80	PW_VCORE (MAX17034)
81	PW_SYSTEM (MAX17020)
82	PW_I/O_VTT_CPU&+1.1VM
83	PW_I/O_DDR & VTT& +1.8VS
84	PW_I/O_3VM & ME_+VM_PWEGD
86	PW_+VGFX_CORE (MAX17028)
88	PW_CHARGER (MAX17015)
90	PW_DETECT
91	PW_LOAD SWITCH
92	PW_PROTECT
93	PW_SIGNAL
94	PW_FLOWCHART

K72JK Schematic R2.0



- Power**
- VCORE Page 80
- System Page 81
- 1.5VS & 1.05VS Page 82
- DDR & VTT Page 83
- +2.5VS Page 84
- Charger Page 86
- Detect Page 90
- Load Switch Page 91
- Power Protect Page 92

Daughter Board

- USB Port(3) PAGE 43
- USB Port(4) PAGE 43
- CardReader Alcor 6433 PAGE 43
- CMOS Camera PAGE 45
- Bluetooth PAGE 51

PCH GPIO	Usage	Signal Name	Pull Up / Pull Down	Power
GPIO 00	GPO			+3VS
GPIO 01	GPO		INT PU 20K	+3VS
GPIO [02:05]	Native	PCI_INT[E:H]#	EXT PU 10K	+5VS
GPIO 06	GPO		INT PU 20K	+3VS
GPIO 07	GPO		INT PU 20K	+3VS
GPIO 08	GPI	EXT_SMI#	EXT PU & INT PU	+3VSUS
GPIO 09	Native	USB_OC#5	EXT PU 10K	+3VSUS
GPIO 10	Native	USB_OC#6	EXT PU 10K	+3VSUS
GPIO 11	GPI	EXT_SCI#	EXT PU 10K	+3VSUS
GPIO 12	GPO			+3VSUS
GPIO 13	GPO		INT PD 20K	+3VSUS
GPIO 14	GPO	USB_OC#7	EXT PU 10K	+3VSUS
GPIO 15	GPO	BT_LED	INT PD 20K	+3VSUS
GPIO 16	GPO		EXT PU 10K	+3VS
GPIO 17	GPO		INT PU 20K	+3VS
GPIO 18	Native	CLKREQ1#	EXT PU 10K	+3VS
GPIO 19	Native	SATA1GP	EXT PU 10K	+3VS
GPIO 20	Native	CLKREQ2#	EXT PD 10K	+3VS
GPIO 21	Native	SATA0GP	EXT PU 10K	+3VS
GPIO 22	GPO	WLAN_LED		+3VS
GPIO 23	GPO		INT PU 20K	+3VS
GPIO 24	GPO			+3VSUS
GPIO 25	Native	CLKREQ3#	EXT PU 10K	+3VSUS
GPIO 26	Native	CLKREQ4#	EXT PU 10K	+3VSUS
GPIO 27	GPO		INT PU 20K	+3VSUS
GPIO 28	GPO	WLAN_ON#	INT PU 20K	+3VSUS
GPIO 29	GPO			+3VSUS
GPIO 30	Native	ME_SusPwrDnAck	EXT PU 10K	+3VSUS
GPIO 31	Native	ME_AC_PRESENT	EXT PU 10K	+3VSUS
GPIO 32	Native	PM_CLKRUN#	EXT PU 10K	+3VS
GPIO 33	GPI	PCH_SPI_OV	INT PU 20K	+3VS
GPIO 34	Native	STP_PCI#		+3VS
GPIO 35	Native	SATA_CLK_REQ#	EXT PD 10K	+3VS
GPIO 36	GPO		EXT PU 10K	+3VS
GPIO 37	GPO		EXT PU 10K	+3VS
GPIO 38	GPI	PCB_ID0	EXT PU/PD	+3VS
GPIO 39	GPI	PCB_ID1	EXT PU/PD	+3VS
GPIO 40	Native	USB_OC#1	EXT PU 10K	+3VSUS
GPIO 41	Native	USB_OC#2	EXT PU 10K	+3VSUS
GPIO 42	Native	USB_OC#3	EXT PU 10K	+3VSUS
GPIO 43	Native	USB_OC#4	EXT PU 10K	+3VSUS
GPIO 44	Native	CLK_REQ5#	EXT PU 10K	+3VSUS
GPIO 45	Native	CLK_REQ6#	INT & EXT PU	+3VSUS
GPIO 46	GPO			+3VSUS
GPIO 47	Native	CLKREQ_PEG#A	EXT PD 10K	+3VSUS
GPIO 48	GPO			+3VS
GPIO 49	Native	TEMP_ALERT#	EXT PU 10K	+3VS
GPIO 50	Native	PCI_REQ1#	EXT PU 10K	+5VS
GPIO 51	Native	PCI_GNT1#	INT PU 20K	+3VS
GPIO 52	Native	PCI_REQ2#	EXT PU 10K	+5VS
GPIO 53	Native	PCI_GNT2#	INT PU 20K	+3VS
GPIO 54	Native	PCI_REQ3#	EXT PU 10K	+5VS
GPIO 55	Native	PCI_GNT3#	INT PU 20K	+3VS
GPIO 56	Native	CLKREQ_PEG#B	EXT PU 10K	+3VSUS
GPIO 57	GPO	BT_ON	EXT PU(DIODE)	+3VSUS
GPIO 58	Native	SML1_CLK	EXT PU 10K	+3VSUS
GPIO 59	Native	USB_OC#0	EXT PU 10K	+3VSUS
GPIO 60	Native	SML0ALERT#	EXT PU 10K	+3VSUS
GPIO 61	Native	SUS_STAT#		+3VSUS
GPIO 62	Native	SUSCLK		+3VSUS
GPIO 63	Native	SLP_S5#		+3VSUS
GPIO 64	Native	CLK_OUT0	INT PD 20K	+3VS
GPIO 65	Native	CLK_OUT1	INT PD 20K	+3VS
GPIO 66	Native	CLK_OUT2	INT PD 20K	+3VS
GPIO 67	Native	CLK_CARD_READER_48	INT PD 20K	+3VS
GPIO 72	Native	PM_BATLOW#	INT PU 20K	+3VSUS
GPIO 73	Native	CLK_REQ0#	EXT PU 10K	+3VSUS
GPIO 74	Native	SML1ALERT#	EXT PU 10K	+3VSUS
GPIO 75	Native	SML1_DATA	EXT PU 10K	+3VSUS

EC GPIO	Use As	Signal Name
GPA0	O	PWR_LED#
GPA1	O	CHG_LED#
GPA2	O	CHG_FULL_LED#
GPA3	-	-
GPA4	O	LCD_BL_PWM
GPA5	O	FAN0_PWM
GPA6	-	-
GPA7	-	-
GPB0	O	BATSEL_0
GPB1	O	BATSEL_1
GPB2	O	ME_AC_PRESENT_EC
GPB3	IO	SMB0_CLK
GPB4	IO	SMB0_DAT
GPB5	O	A20GATE
GPB6	O	RCIN#
GPB7	O	PM_RSMRST#
GPC0	-	-
GPC1	IO	SMB1_CLK
GPC2	IO	SMB1_DAT
GPC3	O	PM_PWRBTN#
GPC4	I	AC_IN_OC#
GPC5	O	OP_SD#
GPC6	I	BAT1_IN_OC#
GPC7	I	-
GPD0	I	PWRLIMIT#
GPD1	I	PM_SUSC#
GPD2	I	BUF_PLT_RST#
GPD3	O	EXT_SCI#
GPD4	O	EXT_SMI#
GPD5	O	LCD_BACKOFF#
GPD6	I	FAN0_TACH
GPD7	O	SD_CD#_EC
GPE0	O	VSVS_ON
GPE1	O	-
GPE2	O	-
GPE3	O	-
GPE4	I	PWR_SW#
GPE5	-	-
GPE6	I	LID_SW#
GPE7	-	-
GPF0	O	-
GPF1	-	-
GPF2	I	-
GPF3	-	-
GPF4	I	TP_CLK
GPF5	IO	TP_DAT
GPF6	O	THRO_CPU
GPF7	O	PCH_SPI_OV
GPG0	O	ME_SusPwrDnAck_EC
GPG1	I	PM_SUSB#
GPG2	O	OCMV_CTL0
GPG6	O	OCMV_CTL1
GPH0	IO	PM_CLKRUN#
GPH1	O	-
GPH2	O	CHG_EN
GPH3	O	SUSC_EC#
GPH4	O	SUSB_EC#
GPH5	O	NUM_LED#
GPH6	O	CAP_LED#
GPI0	-	-
GPI1	I	SUS_PWRGD
GPI2	I	ALL_SYSTEM_PWRGD
GPI3	I	VRM_PWRGD
GPI4	I	PCH_TEMP_ALERT#
GPI5	I	-
GPI6	I	-
GPI7	I	-
GPU0	O	CPU_VRON
GPU1	O	PM_PWROK
GPU2	O	VSET_EC
GPU3	O	ISET_EC
GPU4	O	-
GPU5	-	-

EC GPIO	Use As	Signal Name
GPIO0	I	
GPIO1	I	
GPIO2	-	-
GPIO3	-	-
GPIO4	I	
GPIO5	I	
GPIO6	O	
GPIO7	-	-
GPIO8	-	-
GPIO9	-	-
GPIO10	-	-
GPIO11	-	-
GPIO12	O	
GPIO13	-	-
GPIO14	O	
GPIO15	-	-
GPIO16	-	-
GPIO17	-	-
GPIO18	-	-
GPIO19	-	-
GPIO20	-	-
GPIO21	-	-
GPIO22	-	-
GPIO23	-	-
GPIO24	-	-
GPIO25	-	-
GPIO26	-	-
GPIO27	-	-
GPIO28	-	-
GPIO29	-	-
GPIO30	-	-
GPIO31	-	-
GPIO32	-	-
GPIO33	-	-
GPIO34	-	-
GPIO35	-	-
GPIO36	-	-
GPIO37	-	-

SM BUS ADDRESS :

PCH Master	
SM-Bus Device	SM-Bus Address
Clock Generator(ICS9LRS3162)	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
EC Master (SMB1)	
SM-Bus Device	SM-Bus Address
CPU Thermal Sensor(G781)	1001100x (98)
VGA Thermal IC(G781-1)	1001101x (9A)

Device Identification

CPU Thermal Sensor P/N:		component name
1st	06G023048011	G781F
S		
S		
S		
Clock Gen P/N:		component name
1st	06G011610010	ICS9LRS3162
S		
S		
VGA Thermal Sensor		component name
1st	06G023048020	G781-1
S		
S		


PCIE 1	
PCIE 2	Minicard WLAN
PCIE 3	
PCIE 4	
PCIE 5	
PCIE 6	GLAN
PCIE 7	
PCIE 8	

SATA 0	SATA HDD (1)
SATA1	SATA ODD
SATA4	SATA HDD (2)
SATA5	

	K72J
0	USB port
1	USB port
2	USB port (D/B)
3	USB port (D/B)
4	
5	MiniCard (Full)
6	
7	
8	MiniCard (Half)
9	Camera
10	
11	Card Reader
12	Bluetooth
13	

FDI disable: (For discrete graphic)

- NC:**
FDI_TX#[0:7], FDI_TX#[0:7], FDI_RX#[0:7], FDI_RX#[0:7]
VCC_AXGSENSE, VSS_AXGSENSE
- Pull-down to GND via 1KΩ ± 5% resistor:**
FDI_FSYNC[0:1], FDI_LSYNC[0:1], FDI_INT, GFX_IMON
~15mW power saving. (DG R0.8 P.70)
- Connected to GND:**
VCCAXG,
- Can be connected to GND directly:**
DPLL_REF_CLK, DPLL_REF_CLK#
- Connect to +V1.05S rail:**
VCCFDIPLL




DG R1.1 P.83:


*FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1] can be ganged together with one resistor.
*On the other hand, FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1], and FDI_INT signals on PCH side can be left as no connect without any power or functional impact.

Arrandale Sighting Report :


System May Hang With DMI L1 Enabled.




For EC request, to read PECI via EC.
Connection: R0317,2->Q0301,1->U3001.118



CPU Socket : 12G011909890
Molex : 12G011909891
Tape & Reel : 12G011909893




JTAG MAPPING







Arrandale Sighting Report :
PCI Express Graphics Hang With L1 Enabled in Rare Cases.

DG R1.1 P.109:
*On Clarkfield rPGA only designs, VCCPWRGOOD_1 on the Clarkfield processor can be left as No Connect.

ASUS		Title : CPU(1)_DMI,PEG
ASUSTeK COMPUTER INC. NBI		Engineer: Jerry Mou
Size	Project Name	Rev
Custom	K72Jr	2.0
Date: Friday, December 11, 2009		Sheet 3 of 99




10 mil



SOCKET989


RESERVED



VSS




U0301H




VSS

SOCKET989

U0301I



VSS



SOCKET989

CFG strapping information:

CFG[1:0]: PCI Express Port Bifurcation.(Clarksfield Only)
 - 11 = 1 x 16 PEG (Default)
 - 10 = 2 x 8 PEG

CFG[3]: PCIE Static Numbering Lane Reversal.(Auburndale Only)
 - 1: Normal Operation (Default)
 - 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG[4]: Embedded DisplayPort Detection.(Auburndale Only)
 - 1: Disabled - No Physical Display Port attached to Embedded DisplayPort
 - 0: Enabled - An external Display Port device is connected to the Embedded Display Port


CFG[7]: Fixed for PCI Express 2.0 jitter specifications.(Clarksfield)
 Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor
 For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.
 Unmount if Intel has fixed this issue.

Note: (Auburndale)Hardware Straps are sampled on the asserting edge of VCCPWRGOOD_0 and VCCPWRGOOD_1 and latched inside the processor.

Note: (Clarksfield)Hardware Straps are sampled after RSTIN# de-assertion.


Intel sighting #: 402607(3393727)

To drive a value of zero on CFG[0] pin use a 250 Ohm pull down resistor to Vss.




Unmount R0501& R0502 & R0505 & R0506 for Intel CRB sugestion.

ASUS Title : CPU(3)_CFG_GND
 ASUSTeK COMPUTER INC. N81 Engineer: Jerry Mou
 Size Custom Project Name K72Jr Rev 2.0
 Date: Friday, December 11, 2009 Sheet 5 of 99



Processor Decoupling





Decoupling guide from Intel

Schematic R0.9:	Schematic Checklist R0.7:
VCORE 22uF * 16pcs	VCORE 22uF * 12pcs
10uF * 16pcs	10uF * 16pcs
470uF * 6pcs(2 no stuff)	470uF * 6pcs(2 no stuff)

ASUS		Title : CPU(4)_PWR	
ASUSTek COMPUTER INC. NBI		Engineer: Jerry Mou	
Size	Project Name	Rev	
Custom	K72Jr	2.0	
Date: Friday, December 11, 2009		Sheet	6 of 99

CPU XDP connector



Put these test point near J0701.

Put it away from the FFC path.

ASUS		Title : CPU(5)_XDP	
ASUSTeK COMPUTER INC. NB1		Engineer: Jerry Mou	
Size	Project Name		Rev
Custom	K72Jr		2.0
Date: Friday, December 11, 2009		Sheet 7 of 99	

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Ryan_Wang</i>	
Size	Project Name	Rev	
Custom	K72Jr	1.0	
Date: Friday, December 11, 2009		Sheet	8 of 99


5


4


3


2


1




		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Ryan_Wang</i>	
Size	Project Name	Rev	
Custom	K72Jr	1.0	
Date: Friday, December 11, 2009		Sheet	9 of 99

		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Ryan_Wang</i>	
Size	Project Name		Rev
Custom	K72Jr		1.0
Date: Friday, December 11, 2009		Sheet	10 of 99

		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Ryan_Wang</i>	
Size	Project Name	Rev	
Custom	K72Jr	1.0	
Date: Friday, December 11, 2009		Sheet	11 of 99

		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Ryan_Wang</i>	
Size	Project Name		Rev
Custom	K72Jr		1.0
Date: Friday, December 11, 2009		Sheet	12 of 99

		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Ryan_Wang</i>	
Size	Project Name	Rev	
Custom	K72Jr	1.0	
Date: Friday, December 11, 2009		Sheet	13 of 99

5

4

3

2

1

D

D

C

C

B

B

A

A



Title :

ASUSTeK COMPUTER INC. NB6 Engineer: *Ryan_Wang*

Size A	Project Name K72Jr	Rev 1.0
-----------	------------------------------	------------

Date: *Friday, December 11, 2009* Sheet 14 of 99

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A



Title :

ASUSTeK COMPUTER INC. NB6 Engineer: *Ryan_Wang*

Size A	Project Name K72Jr	Rev 1.0
-----------	------------------------------	------------

Date: *Friday, December 11, 2009* Sheet 15 of 99



5



4

3




2

1





2nd Source : 12G02553204L




ASUS Title **DDR3 SO-DIMM_1**
 ASUSTek COMPUTER INC. NB6 Engineer: **Jerry Mou**

Size Custom	Project Name K72Jr	Rev 2.0
Date: Friday, January 22, 2010		Sheet 17 of 99

Default M1 →

DDR3 Vref

Intel Document Number: 400755






M3 →



M3: Processor Generated SO-DIMM VREFDQ

Design Guide R1.6 :
 For Arrandale, M1 should be used.
 For Clarksfield, M3 should be used.
 In addition, both M1 and M3 methods should be concurrently implemented in order to support Arrandale and Clarksfield in a common motherboard design.



ASUS		Title : DDR3 VREF	
ASUSTeK COMPUTER INC. NB1		Engineer: Jerry Mou	
Size Custom	Project Name K72Jr	Rev 2.0	
Date: Friday, December 11, 2009		Sheet 18 of 96	




ASUS		Title : VID
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Jerry Mou</i>
Size Custom	Project Name K72Jr	Rev 2.0
Date: Friday, December 11, 2009		Sheet 19 of 99



DG R1.1, page 43:
The pull-up resistor value for SML0DATA and SML0CLK has been updated from 4.7 K ±5% to 2.2 K ±5% to support 400-kHz bus speed





EDS 1.0: Intel LAN
 Enabled : LAN_RST# connected to the same source as MEPWROK
 Disabled : LAN_RST# must be grounded
 Disabled : SLP_LAN#->NC.
 P27. Disabled : VCCLAN connected to GND.



SUS_PWR_DN_ACK :
 Active high. Asserted by Intel ME when it does not require the PCH Suspend well to be powered.


ACPRESENT :
 Active high. Asserted by EC when the platform is connected to an AC source.

MoW 26 , 2009 :
 The minimum time from WLAN device power valid until MEPWROK assertion is 20 mSecs.



Power failure solution (S0->G3,S5->G3):

PM_PWRWROK, PM_RSMRST#: previous platform solution.
 ME_PWRWROK, ME_AC_PRESENT: reserved for test.




Port	Strap	How to enable the port	How to Disable the Port
LVDS	L_DDC_DATA	Pulled the signal high to 3.3V through 2.2K Ohm resistor	NC
Port B	SDVO_CTRLDATA	Pulled the signal high to 3.3V through 2.2K Ohm resistor	NC
Port C	DDPC_CTRLDATA	Pulled the signal high to 3.3V through 2.2K Ohm resistor	NC
Port D	DDPD_CTRLDATA	Pulled the signal high to 3.3V through 2.2K Ohm resistor	NC
eDP on CPU	CFG[4]	Pulled the signal down to the GND through a 3.3K ohm resistor	NC

ASUS Title : PCH - LVDS,CRT
 ASUSTeK COMPUTER INC. NB6 Engineer: Jerry Mou
 Size Project Name Rev
 Custom K72Jr 2.0
 Date: Friday, December 11, 2009 Sheet 23 of 99

GNT0#,GNT1#: Boot BIOS Strap.

Boot BIOS Strap		
PCI_GNT1#	PCI_GNT0#	Boot BIOS Location
0	0	LPC
0	1	PCI
1	0	Reserved
1	1	SPI (PCH)

Sampled on rising edge of PWROK.



GNT3#: A16 swap override Strap/ Top-Block swap override jumper

Low=Enabled A16 swap override/
Top-Block swap override




High=Default





K72J	
0	USB port
1	USB port
2	USB port (D/B)
3	USB port (D/B)
4	
5	MiniCard (Full)
6	
7	
8	MiniCard (Half)
9	Camera
10	
11	Card Reader
12	Bluetooth
13	

T2404	0	1	PCI C/BE0#	J50	C/BE0#
T2410	0	1	PCI C/BE1#	G42	C/BE1#
T2411	0	1	PCI C/BE2#	H47	C/BE2#
T2412	0	1	PCI C/BE3#	G34	C/BE3#
			PCI INTA#	G38	PIROA#
			PCI INTB#	H51	PIROB#
			PCI INT#	B37	PIROC#
			PCI INTD#	A44	PIROD#
			PCI REQ0#	F51	REQ0#
			PCI REQ1#	A46	REQ1#/GPIO50
			GPU SELECT# R	B45	REQ2#/GPIO52
			PCI REQ3#	M53	REQ3#/GPIO54
			PCI GNT0#	F48	GNT0#
			PCI GNT1#	K45	GNT1#/GPIO51
			PCI GNT2#	F36	GNT2#/GPIO53
			PCI GNT3#	H53	GNT3#/GPIO55
			PCI INTE#	B41	PIROE#/GPIO2
			PCI INTF#	K53	PIROF#/GPIO3
			PCI INTG#	A36	PIROG#/GPIO4
			PCI INT#	A48	PIROH#/GPIO5
T2403	0	1	PCI_RST#	K6	PCIRST#
			PCI SERR#	E44	SERR#
			PCI PERR#	E50	PERR#
			PCI IRDY#	A42	IRDY#
			PCI PAR	H44	PAR
			PCI DEVSEL#	F46	DEVSEL#
			PCI_FRAME#	C46	FRAME#
			PCI_LOCK#	D49	PLOCK#
			PCI_STOP#	D41	STOP#
			PCI TRDY#	C48	TRDY#
T2407	0	1	PCI PME#	M7	PME#
			PLT_RST#	D5	PLTRST#
			CLK_PCI_FB R	N52	CLKOUT_PC10
			CLK_KBCPCI_PCH R	P53	CLKOUT_PC11
			CLK_DEBUG R	P46	CLKOUT_PC12
			CLK_DEBUG R	P51	CLKOUT_PC13
				P48	CLKOUT_PC14


21 CLK_PCI_FB
30 CLK_KBCPCI_PCH
44 CLK_DEBUG



R1.1,item L30



MoW 02, 2009
Intel recommends that customers do not perform USB or SATA Signal Quality testing at this time. Ibox Peak Sightings Report Rev. 004 contains a new sighting about USB Eye Diagram Failure. A similar sighting about SATA will be available in the next sightings report release. Customers may begin Signal Quality testing on PCIe.






GPIO 15: Default internal PD 20K.

GPIO 27: Enable VCCVRM, Low=disable.
Default internal pull up.

GPIO 28: Default internal PU 20K.


MoW 50, 2008 :
SATACLKREQ# protocol not supported on Ibox Peak.

MoW 14, 2009 :
Keep 1K Ohm resistor un-stuffed to GND on Ibox Peak GPIO8.



ASUS		Title : PCH - CPU,GPIO	
ASUSTek COMPUTER INC. NB6		Engineer: Jerry Mou	
Size	Project Name		Rev
Custom	K72Jr		2.0
Date:	Friday, January 22, 2010	Sheet	25 of 99

U2001H			
AB16	VSS[0]	VSS[80]	AK30
AA19	VSS[1]	VSS[81]	AK31
AA20	VSS[2]	VSS[82]	AK32
AA22	VSS[3]	VSS[83]	AK34
AM19	VSS[4]	VSS[84]	AK35
AA26	VSS[5]	VSS[85]	AK38
AA24	VSS[6]	VSS[86]	AK43
AA28	VSS[7]	VSS[87]	AK46
AA30	VSS[8]	VSS[88]	AK49
AA31	VSS[9]	VSS[89]	AK5
AA32	VSS[10]	VSS[90]	AK8
AB11	VSS[11]	VSS[91]	AL2
AB15	VSS[12]	VSS[92]	AL52
AB23	VSS[13]	VSS[93]	AM11
AB30	VSS[14]	VSS[94]	BB44
AB31	VSS[15]	VSS[95]	AD24
AB32	VSS[16]	VSS[96]	AM20
AB33	VSS[17]	VSS[97]	AM22
AB43	VSS[18]	VSS[98]	AM24
AB47	VSS[19]	VSS[99]	AM28
AB5	VSS[20]	VSS[100]	BA42
AB8	VSS[21]	VSS[101]	AM30
AC2	VSS[22]	VSS[102]	AM31
AC52	VSS[23]	VSS[103]	AM32
AD11	VSS[24]	VSS[104]	AM33
AD12	VSS[25]	VSS[105]	AM34
AD16	VSS[26]	VSS[106]	AM35
AD23	VSS[27]	VSS[107]	AM38
AD30	VSS[28]	VSS[108]	AM39
AD31	VSS[29]	VSS[109]	AM42
AD32	VSS[30]	VSS[110]	AM46
AD34	VSS[31]	VSS[111]	AV22
AU22	VSS[32]	VSS[112]	AM49
AD42	VSS[33]	VSS[113]	AM7
AD46	VSS[34]	VSS[114]	AA50
AD49	VSS[35]	VSS[115]	BB10
AD7	VSS[36]	VSS[116]	AN32
AE4	VSS[37]	VSS[117]	AN50
AF12	VSS[38]	VSS[118]	AN52
AH9	VSS[39]	VSS[119]	AP12
Y13	VSS[40]	VSS[120]	AP42
AU4	VSS[41]	VSS[121]	AP46
AF35	VSS[43]	VSS[122]	AP49
AP13	VSS[44]	VSS[123]	AR2
AN34	VSS[45]	VSS[124]	AR52
AF45	VSS[46]	VSS[125]	AT11
AF46	VSS[47]	VSS[126]	BA12
AF49	VSS[48]	VSS[127]	AH8
AF5	VSS[49]	VSS[128]	AT32
AF8	VSS[50]	VSS[129]	AT36
AG52	VSS[51]	VSS[130]	AT41
AH11	VSS[52]	VSS[131]	AT47
VSS[53]		VSS[132]	AT7
AH15	VSS[54]	VSS[133]	AV12
AH24	VSS[55]	VSS[134]	AV16
AH32	VSS[57]	VSS[135]	AV20
AV18	VSS[58]	VSS[137]	AV42
AH43	VSS[56]	VSS[138]	AV46
AH47	VSS[59]	VSS[139]	AV49
AH7	VSS[61]	VSS[140]	AV5
AJ2	VSS[62]	VSS[141]	AV8
AJ20	VSS[63]	VSS[142]	AW14
AJ23	VSS[64]	VSS[143]	AW18
AJ26	VSS[65]	VSS[144]	AW2
AJ32	VSS[66]	VSS[145]	BFS
AJ34	VSS[67]	VSS[146]	AW32
AJ28	VSS[68]	VSS[147]	AW36
AJ32	VSS[69]	VSS[148]	AW40
AJ4	VSS[70]	VSS[149]	AW52
AT5	VSS[71]	VSS[150]	AY11
AJ4	VSS[72]	VSS[151]	AY43
AK12	VSS[73]	VSS[152]	AY47
AM41	VSS[74]	VSS[153]	
AN19	VSS[75]	VSS[154]	
AK28	VSS[76]	VSS[155]	
AK22	VSS[77]	VSS[156]	
AK23	VSS[78]	VSS[157]	
AK28	VSS[79]	VSS[158]	



MoW 11, 2009 :


Intel has verified that the reserved external LC filter footprints on VccAClk, VccapLLEX, VccFDIPLL, and VccSATAPLL are no longer needed and can be removed from the motherboards.

Removal of 1.5V Support for Ixep Peak on-die PLL Voltage Regulator



The Ixep Peak EDS 1.5 documents that both 1.8 V and 1.5 V are supported for Ixep Peak's on-die PLL Voltage Regulator (VR). To simplify platform designs and validation, the 1.5 V support for the on-die PLL VR is removed from Ixep Peak. Only 1.8 V for the on-die PLL VR, as currently implemented on Intel Motherboard Reference Designs, is supported. Reference to 1.5V support will be removed from future versions of the Ixep Peak EDS and Calpella Platform Design Guide.

Reserved for IT8541

PCH SPI ROM




EN-0100650




Layout note:

R2916, R2917: as close as possible to the net FSLC of RX2907.


BCLK	FSLC
133	0
100	1



2nd: 06G011610011_CLOCK GEN 3162B(A改成B)




9LRS3197----mount L2904,unmount L2903
 9LVS3162----mount L2903,unmount L2904,R2921





Keyboard

TOP connector 下接觸
PIN1上面 KSO7 ;下面 KSO24




12G182102402

EMI




12 Pin Touch-Pad Conn.


TP M/B TOP 上接觸 PIN1 左邊 CLK ; TP SMALL BOTTOM 下接觸. Cable 折兩次







12G18340120C



R1.1,item L34





For Design IP: R3325: 0 Ohm




PCIE Tx, Rx方向是以前橋為觀點
Chip pin Tx, Rx是以chip為觀點
ground pad要打散熱孔

AR8131 with overclock: Remove R3315, R3303
Not overclock: Remove R3304






AR8131/25MHz: Remove C3328




ASUS		Title : LAN-AR8131	
ASUSTek COMPUTER INC. NB4		Engineer: Jerry Mou	
Size B	Project Name K72Jr	Rev 2.0	
Date: Friday, December 11, 2009		Sheet 33	of 100



connector without modem




		Title : MDC_****	
ASUSTeK COMPUTER INC. NB4		Engineer: Ryan_Wang	
Size	Project Name		Rev
C	K72Jr		1.0
Date: Friday, December 11, 2009		Sheet 35 of 100	




Audio Power

FOR ADJUST MODE:
 $V_o = 1.25 * (1 + R2506/R2505)$
 $= 1.25 * (1 + 100K/34.8K) = 4.84$



SENSE





PC BEEP

Remove PC_BEEP Circuit 2009/06/16
 Please remove the PC Beep function from Verb table.



<Variant Name>

ASUS		Title : CODEC IDT92HD81	
ASUSTek COMPUTER INC. NB2		Engineer: Jerry Mou	
Size	Project Name	Rev	
Custom	K72Jr	2.0	
Date: Friday, December 11, 2009		Sheet	36 of 100


GND_JACK



HEADPHONE




EXT_MIC



<Variant Name>

ASUS		Title : AUD_L_MIC	
ASUSTeK COMPUTER INC. NB2		Engineer: Jerry Mou	
Size	Project Name		Rev
Custom	K72Jr		2.0
Date: Friday, December 11, 2009		Sheet	38 of 100



5

4

3

2

1

D

D

C

C

B

B

A

A

		Title :
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Ryan_Wang</i>
Size	Project Name	Rev
C	K72Jr	1.0
Date: <i>Friday, December 11, 2009</i>		Sheet 40 of 100

5

4

3


2

1

K72J USB Board_20 Pin CON

TOP connector


左上 PIN20 USB_PP4 ; 右上 PIN19 USB_PN4
 左下 PIN2 USB_PN2 ; 右下 PIN1 USB_PP2



2nd : 12G06120020A


ASUS		Title :	
ASUSTeK COMPUTER INC. NB4		Engineer: <i>Ryan_Wang</i>	
Size B	Project Name K72Jr	Rev 2.0	
Date: Friday, December 11, 2009		Sheet 43 of 100	

LPC Debug Port




TP M/B TOP 下接觸 PIN1 上面 CLK ; Pin 12 下面 +3V


ASUS		Title : BUG_Debug	
ASUSTeK COMPUTER INC. NB4		Engineer: <i>Ryan_Wang</i>	
Size B	Project Name K72Jr	Rev 2.0	
Date: Friday, December 11, 2009		Sheet 44 of 100	






ASUS		Title : CRT_LCD Panel	
ASUSTek COMPUTER INC. NB4		Engineer: Ryan_Wang	
Size B	Project Name K72Jr	Rev 2.0	Date: Friday, December 11, 2009
Date: Friday, December 11, 2009		Sheet 45 of 100	




09G013047105



12G101102155



PLACE ESD Diodes near connector






		Title :
ASUSTeK COMPUTER INC. NB4		Engineer: <i>Ryan_Wang</i>
Size	Project Name	Rev
C	K72Jr	1.0
Date: Friday, December 11, 2009		Sheet 47 of 100

PLACE HDMI 0.1uF near connector J4801



71	HDMI_CLKP_VGA	C4804	1	2	0.1UF/16V	HDMI_CLKP
71	HDMI_CLKN_VGA	C4805	1	2	0.1UF/16V	HDMI_CLKN
71	HDMI_TXP0_VGA	C4806	1	2	0.1UF/16V	HDMI_TXP0
71	HDMI_TXN0_VGA	C4807	1	2	0.1UF/16V	HDMI_TXN0
71	HDMI_TXP1_VGA	C4808	1	2	0.1UF/16V	HDMI_TXP1
71	HDMI_TXN1_VGA	C4809	1	2	0.1UF/16V	HDMI_TXN1
71	HDMI_TXP2_VGA	C4810	1	2	0.1UF/16V	HDMI_TXP2
71	HDMI_TXN2_VGA	C4811	1	2	0.1UF/16V	HDMI_TXN2

F4801 changed to 07G014020210
POLYSWITCH SMD 0.2A/24V(1206)



12G24110191T

HDMI_TXP2	SL4805B	SHORT_LAND_2R4P	HDMI_TXP2_CON
HDMI_TXN2	SL4805A	SHORT_LAND_2R4P	HDMI_TXN2_CON
HDMI_TXP1	SL4806B	SHORT_LAND_2R4P	HDMI_TXP1_CON
HDMI_TXN1	SL4806A	SHORT_LAND_2R4P	HDMI_TXN1_CON
HDMI_TXP0	SL4807B	SHORT_LAND_2R4P	HDMI_TXP0_CON
HDMI_TXN0	SL4807A	SHORT_LAND_2R4P	HDMI_TXN0_CON
HDMI_CLKP	SL4808B	SHORT_LAND_2R4P	HDMI_CLKP_CON
HDMI_CLKN	SL4808A	SHORT_LAND_2R4P	HDMI_CLKN_CON




ASUS		Title : TV_HDMI	
ASUSTek COMPUTER INC. NB4		Engineer: Ryan_Wang	
Size B	Project Name K72Jr	Date: Monday, February 01, 2010	Rev 2.0
Sheet 48 of 100			

CPU Thermal Sensor

PHILIP PMBS3904


Please in the center of CPU socket.



SMBUS addr=1001100x (98)
U5002: Remote(Local) thermal sensor,use remote mode.

CPU Thermal Sensor


Rset: please refer to the Rset-table



Layout note:
Place U5003 at the center of the CPU socket.

PWM Fan

BOTTOM connector
PIN1上面 +5VS ;下面 GND




12G17000004B


Rset(Kohm)=0.0012T*T-0.9308*T+96.147
Resistor Accuracy: +/- 1%
G709 Temperature Threshold Accuracy: -4.7 degree C ~ +4.7 degree C
Set center temperature=96.06 degree C
Rset value is depend on thermal request.
For M60J,possible board shutdown temperature: 91 ~ 101 degree C.

ASUS		Title : FAN_Fan & Sensor	
ASUSTeK COMPUTER INC. NB4		Engineer: Ryan_Wang	
Size B	Project Name K72Jr	Rev 2.0	
Date: Friday, December 11, 2009		Sheet 50 of 100	


ODD






HDD (2nd) Right side




HDD (1st) Left side





ASUS		Title : USB Port	
ASUSTeK COMPUTER INC. NB4		Engineer: Jerry Mou	
Size	Project Name		Rev
Custom	K72Jr		2.0
Date: Friday, December 11, 2009		Sheet	52 of 100


WLAN



WLAN +3VAUX bypass capacitor:

Place 0.1UF near pin 2,24,52,39 41.


Place 10UF near +3VAUX_WLAN source side.



WLAN +1.5VS bypass capacitor:

Place 0.1UF near pin 6,28,48.

Place 10UF near +1.5VS source side.





WLAN nuts:

Minicard spec R1.2:

Full size card= 2pcs.

Half size card= 2pcs.





13G021043011




13G021043011

2ND : 13G021085000

ASUS		Title : MINICARD(WLAN)	
ASUSTeK COMPUTER INC. NB6		Engineer: Jerry Mou	
Size	Project Name	Rev	
Custom	K72Jr	2.0	
Date: Friday, December 11, 2009		Sheet 53 of 100	



		Title : BAR ****	
ASUSTeK COMPUTER INC. NB4		Engineer: Ryan_Wang	
Size	Project Name		Rev
C	K72Jr		1.0
Date: Friday, December 11, 2009		Sheet	54 of 100

		Title : SIO ****	
ASUSTeK COMPUTER INC. NB4		Engineer: <i>Ryan_Wang</i>	
Size	Project Name	Rev	
C	K72Jr	1.0	
Date: Friday, December 11, 2009		Sheet	55 of 100




2nd : 06G051016010
 (3rd : 06G036022010)


2nd : 07G015200351
 (3rd : 07G015500051)



2nd : 07G01570130A
 (3rd : 07G015L0042A)




ASUS		Title : LED_Indicator	
ASUSTeK COMPUTER INC. NB4		Engineer: <i>Ryan_Wang</i>	
Size B	Project Name K72Jr	Date: Friday, December 11, 2009	Rev 2.0
		Sheet 56 of 100	





		Title : DSG_Discharge	
ASUSTeK COMPUTER INC. NB4		Engineer: Ryan_Wang	
Size B	Project Name K72Jr	Rev 2.0	
Date: Friday, December 11, 2009		Sheet 57 of 100	

POWER GOOD DETECTOR




ASUS		Title : PCI_***	
ASUSTeK COMPUTER INC. NB4		Engineer: Ryan_Wang	
Size B	Project Name K72Jr	Rev 2.0	
Date: Friday, December 11, 2009		Sheet 58 of 100	




ASUS		Title : DC_DC & BAT Conn.	
ASUSTeK COMPUTER INC. NB4		Engineer: Ryan_Wang	
Size B	Project Name K72Jr	Rev 2.0	
Date: Friday, December 11, 2009		Sheet 60 of 100	

BLUETOOTH


TOP connector PIN6 上面 LED
; PIN1下面 GND



ASUS		Title : BT Bluetooth	
ASUSTeK COMPUTER INC. NB4		Engineer: <i>Ryan_Wang</i>	
Size	Project Name		Rev
Custom	K72Jr		2.0
Date: Friday, December 11, 2009		Sheet	61 of 100




12G030000525



ASUS		Title :	
ASUSTeK COMPUTER INC. NB4		Engineer: <i>Ryan_Wang</i>	
Size	Project Name	Rev	
Custom	K72Jr	2.0	
Date: Friday, December 11, 2009		Sheet	64 of 100


Main Board



- 1.在(10980 - 4170)附近，預留+3VS對GND之0402電容
- 2.在(2050, 2040)附近，預留+5VS_ODD對GND之0402電容
- 3.在(2020, 2355)附近，預留+5VS對GND之0402電容
- 4.在(760, 5980)附近，預留+5VS對GND之0402電容
- 5.在(645, 3670)附近，預留+5V對GND之0402電容
- 6.在(655, 3930)附近，預留+3V對GND之0402電容
- 7.在(660, 4025)附近，預留+12V對GND之0402電容
- 8.在(1875, 5145)附近，預留+VTT_CPU對GND之0402電容
- 9.在(8170, 4415)附近，預留+1.5VS_WLAN對GND之0402電容
- 10.ACZ_BCLK_AUD對GND，在(11270, 3545)預留10pF電容
- 11.+3VS對+VTT_PCH_ORG，在(10415, 5140)，(8595, 5175)處預留0402 0.1uF電容
- 12.+3VS對+VTT_CPU_VO，在(8255, 4785)處預留0402 0.1uF電容
- 13.+3VS對+1.5V，在(8075, 4620)，(7765, 3245)處預留0402 0.1uF電容
- 14.+VTT_PCH_ORG對+5V，在(9965, 5945)處預留0402 0.1uF電容
- 15.+VTT_PCH_ORG對+VTT_CPU_VO，在(8445, 5760)處預留0402 0.1uF電容
- 16.+VTT_CPU_VO對+5V，在(7745, 5940)，(4985, 5945)，(1105, 5520)處預留0402 0.1uF電容
- 17.+5V對+1.5V，在(1480, 3920)，(1490, 3650)，(1435, 3330)處預留0402 0.1uF電容
- 18.+VTT_CPU_VO對+1.5V，在(7570, 5495)，(7840, 5380)，(3855, 4580)處預留0402 0.1uF電容
- 19.+VTT_CPU_VO對+1.5VS，在(7090, 5535)，(5765, 5485)處預留0402 0.1uF電容
- 20.+VTT_CPU_VO對+VGA_CORE，在(4250, 5365)處預留0402 0.1uF電容
- 21.+VTT_CPU_VO對+VCORE，在(2705, 5680)處預留0402 0.1uF電容
- 22.+VTT_CPU_VO對+VTT_CPU，在(2020, 5210)，(1435, 5060)處預留0402 0.1uF電容
- 23.+1.5V對+1.5VS，在(7140, 5265)，(7045, 4495)，(5555, 3705)處預留0402 0.1uF電容
- 24.+1.5V對+VTT_CPU，在(1735, 4210)，(2870, 4255)處預留0402 0.1uF電容
- 25.+1.5V對+VGA_CORE，在(4760, 4240)處預留0402 0.1uF電容
- 26.+VTT_CPU對+VCORE，在(2900, 4855)處預留0402 0.1uF電容
- 27.+VTT_PCH_ORG對GND，在(10195, 5215)，(9340, 5705)處預留電容
- 28.+VTT_CPU_VO對GND，在(8250, 4895)，(1380, 4800)，(3730, 4480)，(5860, 5740)處預留0402 0.1uF電容
- 29.+5V對GND，在(9120, 6280)，(5795, 5990)，(815, 6065)處預留0402 0.1uF電容
- 30.+VCORE對GND，在(3080, 5515)，(2170, 6130)處預留0402 0.1uF電容
- 31.+VTT_CPU對GND，在(2855, 4370)，(3195, 4675)處預留0402 0.1uF電容
- 32.+1.5V對GND，在(2630, 3935)，(1975, 2675)，(1995, 1830)，(5025, 2055)，(4355, 3930)，(5480, 3215)，(6785, 3080)，(7275, 3765)，(7885, 4435)，(7325, 5370)處預留0402 0.1uF電容
- 33.+0.75VS對GND，在(2240, 2160)，(2190, 1865)，(2285, 1355)處預留0402 0.1uF電容
- 34.+3VS對GND，在(11580, 6925)，(10970, 5800)，(11890, 3700)，(11845, 2860)，(10535, 4655)，(10175, 3090)，(9210, 4205)，(8690, 4755)，(6935, 3050)處預留0402 0.1uF電容
- 35.AC_BAT_SYS對GND，在(11090, 6810)，(7715, 6300)，(11965, 5415)，(920, 6010)，(1075, 3230)，(9410, 3380)，(10880, 4230)處預留0402 0.1uF電容
- 36.+5VS_HDMI對GND，在(12210, 3790)預留0402 0.1uF電容
- 37.+5V對GND，在(11040, 5595)，(11480, 6860)預留0402 0.1uF電容
- 38.+1.5V對+5V，(915, 3445)預留0402 0.1uF電容
- 39.AC_BAT_SYS對GND，(1075, 5230)預留0402 0.1uF電容

ASUS		Title :	
ASUSTek COMPUTER INC. NB4		Engineer: <i>Ryan_Wang</i>	
Size	Project Name		Rev
B	K72Jr		2.0
Date: Friday, December 11, 2009		Sheet	66 of 100

PCH XDP




20	PCH_JTAG_TCK	R6723	1	2	0Ohm /XDP	PCH_JTAG_TCK_R
20	PCH_JTAG_TMS	R6721	1	2	0Ohm /XDP	PCH_JTAG_TMS_R
20	PCH_JTAG_TDI	R6722	1	2	0Ohm /XDP	PCH_JTAG_TDI_R
20	PCH_JTAG_TDO	R6724	1	2	0Ohm /XDP	PCH_JTAG_TDO_R
20	PCH_JTAG_RST#	R6725	1	2	0Ohm /XDP	PCH_JTAG_RST#_R


		Title : PCH_XDP	
ASUSTeK COMPUTER INC. NB4		Engineer: <i>Ryan_Wang</i>	
Size	Project Name	Rev	
B	K72Jr	2.0	
Date: Friday, December 11, 2009		Sheet	67 of 100

2009/8/25


1.5V 對 GND, (1975,4025), (3250,4075), (3325,2310), (3870,2300), (3445,1720), (3735,1805), (3225,1420), (3635,1500) 預留 0402 電容




INT_MIC 跨 +3VS & GND_Audio 在 in2 切割，預留 +3VS 對 GND_AUDIO 電容




GND_Jack 對 GND_AUDIO 留 歐姆電阻: (11990, 2240), (11895, 1695)




GND_Jack 對 GND: (12015, 2405) 預留電容




GND_audio 對 GND: (11655, 2495), (11655, 2200) 預留電容



+VTT_CPU_VO 對 +VGA_Core: (5310, 5430) 預留電容




+5V 對 +VTT_CPU_VO: (2565, 5990) 預留電容



ASUS		Title : OTH_LCM	
ASUSTeK COMPUTER INC. NB4		Engineer: <i>Ryan_Wang</i>	
Size B	Project Name K72Jr	Rev 2.0	
Date: Friday, December 11, 2009		Sheet	68 of 100



		Title : OTH_GAME-LED****	
ASUSTeK COMPUTER INC. NB4		Engineer: <i>Ryan_Wang</i>	
Size	Project Name	Rev	
C	K72Jr	1.0	
Date: <i>Friday, December 11, 2009</i>		Sheet	69 of 100

3 GFX_VGA_RXP[0:15]
3 GFX_VGA_RXN[0:15]

PCIEB_RXN0	C7001	2	1.0U/F10V	GFX_TXN0_VGA
PCIEB_RXN1	C7002	2	1.0U/F10V	GFX_TXN1_VGA
PCIEB_RXN2	C7003	2	1.0U/F10V	GFX_TXN2_VGA
PCIEB_RXN3	C7004	2	1.0U/F10V	GFX_TXN3_VGA
PCIEB_RXN4	C7005	2	1.0U/F10V	GFX_TXN4_VGA
PCIEB_RXN5	C7006	2	1.0U/F10V	GFX_TXN5_VGA
PCIEB_RXN6	C7007	2	1.0U/F10V	GFX_TXN6_VGA
PCIEB_RXN7	C7008	2	1.0U/F10V	GFX_TXN7_VGA
PCIEB_RXN8	C7009	2	1.0U/F10V	GFX_TXN8_VGA
PCIEB_RXN9	C7010	2	1.0U/F10V	GFX_TXN9_VGA
PCIEB_RXN10	C7011	2	1.0U/F10V	GFX_TXN10_VGA
PCIEB_RXN11	C7012	2	1.0U/F10V	GFX_TXN11_VGA
PCIEB_RXN12	C7013	2	1.0U/F10V	GFX_TXN12_VGA
PCIEB_RXN13	C7014	2	1.0U/F10V	GFX_TXN13_VGA
PCIEB_RXN14	C7015	2	1.0U/F10V	GFX_TXN14_VGA
PCIEB_RXN15	C7016	2	1.0U/F10V	GFX_TXN15_VGA

PCIEB_RXP0	C7017	2	1.0U/F10V	GFX_TXP0_VGA
PCIEB_RXP1	C7018	2	1.0U/F10V	GFX_TXP1_VGA
PCIEB_RXP2	C7019	2	1.0U/F10V	GFX_TXP2_VGA
PCIEB_RXP3	C7020	2	1.0U/F10V	GFX_TXP3_VGA
PCIEB_RXP4	C7021	2	1.0U/F10V	GFX_TXP4_VGA
PCIEB_RXP5	C7022	2	1.0U/F10V	GFX_TXP5_VGA
PCIEB_RXP6	C7023	2	1.0U/F10V	GFX_TXP6_VGA
PCIEB_RXP7	C7024	2	1.0U/F10V	GFX_TXP7_VGA
PCIEB_RXP8	C7025	2	1.0U/F10V	GFX_TXP8_VGA
PCIEB_RXP9	C7026	2	1.0U/F10V	GFX_TXP9_VGA
PCIEB_RXP10	C7027	2	1.0U/F10V	GFX_TXP10_VGA
PCIEB_RXP11	C7028	2	1.0U/F10V	GFX_TXP11_VGA
PCIEB_RXP12	C7029	2	1.0U/F10V	GFX_TXP12_VGA
PCIEB_RXP13	C7030	2	1.0U/F10V	GFX_TXP13_VGA
PCIEB_RXP14	C7031	2	1.0U/F10V	GFX_TXP14_VGA
PCIEB_RXP15	C7032	2	1.0U/F10V	GFX_TXP15_VGA

21 CLK_PCIE_PEG_VGA
21 CLK_PCIE_PEG_VGA

R7008 unmount for M92-M2

3.7,24,30,32,33,53,64,67

BUF_RST#

U7001A		PCI EXPRESS INTERFACE	
GFX_VGA_RXP0	AA38	PCIE_RX0P	Y33 GFX_TXP0_VGA
GFX_VGA_RXN0	Y37	PCIE_RX0N	Y32 GFX_TXN0_VGA
GFX_VGA_RXP1	Y35	PCIE_RX1P	W33 GFX_TXP1_VGA
GFX_VGA_RXN1	W36	PCIE_RX1N	W32 GFX_TXN1_VGA
GFX_VGA_RXP2	W38	PCIE_RX2P	U33 GFX_TXP2_VGA
GFX_VGA_RXN2	V37	PCIE_RX2N	U32 GFX_TXN2_VGA
GFX_VGA_RXP3	V35	PCIE_RX3P	U30 GFX_TXP3_VGA
GFX_VGA_RXN3	U36	PCIE_RX3N	U29 GFX_TXN3_VGA
GFX_VGA_RXP4	U38	PCIE_RX4P	T33 GFX_TXP4_VGA
GFX_VGA_RXN4	T37	PCIE_RX4N	T32 GFX_TXN4_VGA
GFX_VGA_RXP5	T35	PCIE_RX5P	T30 GFX_TXP5_VGA
GFX_VGA_RXN5	R36	PCIE_RX5N	T29 GFX_TXN5_VGA
GFX_VGA_RXP6	R38	PCIE_RX6P	P33 GFX_TXP6_VGA
GFX_VGA_RXN6	P37	PCIE_RX6N	P32 GFX_TXN6_VGA
GFX_VGA_RXP7	P35	PCIE_RX7P	P30 GFX_TXP7_VGA
GFX_VGA_RXN7	N36	PCIE_RX7N	P29 GFX_TXN7_VGA
GFX_VGA_RXP8	N38	PCIE_RX8P	N33 GFX_TXP8_VGA
GFX_VGA_RXN8	M37	PCIE_RX8N	N32 GFX_TXN8_VGA
GFX_VGA_RXP9	M35	PCIE_RX9P	N30 GFX_TXP9_VGA
GFX_VGA_RXN9	L38	PCIE_RX9N	N29 GFX_TXN9_VGA
GFX_VGA_RXP10	L38	PCIE_RX10P	L33 GFX_TXP10_VGA
GFX_VGA_RXN10	K37	PCIE_RX10N	L32 GFX_TXN10_VGA
GFX_VGA_RXP11	K35	PCIE_RX11P	L30 GFX_TXP11_VGA
GFX_VGA_RXN11	J36	PCIE_RX11N	L29 GFX_TXN11_VGA
GFX_VGA_RXP12	J38	PCIE_RX12P	K33 GFX_TXP12_VGA
GFX_VGA_RXN12	H37	PCIE_RX12N	K32 GFX_TXN12_VGA
GFX_VGA_RXP13	H35	PCIE_RX13P	J33 GFX_TXP13_VGA
GFX_VGA_RXN13	G38	PCIE_RX13N	J32 GFX_TXN13_VGA
GFX_VGA_RXP14	G38	PCIE_RX14P	K30 GFX_TXP14_VGA
GFX_VGA_RXN14	F37	PCIE_RX14N	K29 GFX_TXN14_VGA
GFX_VGA_RXP15	F35	PCIE_RX15P	H33 GFX_TXP15_VGA
GFX_VGA_RXN15	E37	PCIE_RX15N	H32 GFX_TXN15_VGA

CLOCK

PCIE_REFCLKP
PCIE_REFCLKN

NC_1
NC_2
NC_PWRGOOD


PERSTB

PCIE_CALRP
PCIE_CALRN

Y30 R7001 1 2 2.2KOhm

Y29 R7002 1 2 2KOhm

+1.1VSG



DP[A:D]_VDD18 unmount for M92-M2

DP[A:D]_VDD18 (1.8V@130mA DPA_VDD18)

DP[A:D]_VDD18 unmount for M92-M2




+1.1VSG : 1.1V for M92 ; 1.0V for Park

DP[A:D]_VDD10 (1.1V@200mA DPA_VDD10) --M92

DP[A:D]_VDD10 (1.0V@110mA DPA_VDD10) --Park

DP[E:F]_VDD10 (1.1V@100mA DPA_VDD10) --M92

DP[E:F]_VDD10 (1.0V@120mA DPA_VDD10) --Park



No DP C/D , can delete filter capacitor

M92 has no DP C/D

DP C/D

For Park has no DP D and DP C not used U7001 and R7007 unmount or mount ?

For M92 has no DP C/D unmount U7001 and R7007.

For dual link DVI using DPC AND DPD, DPC_VDDxx and DPD_VDDxx can be shared respectively

For dual link DVI using DPA AND DPB, DPA_VDDxx and DPB_VDDxx can be shared respectively

For dual link LVDS, DPE_VDDxx and DPF_VDDxx can be shared respectively

DP[A:D]_VDD18 (1.8V@130mA DPA_VDD18)

DP[A:D]_VDD18 unmount for M92-M2


+1.1VSG : 1.1V for M92 ; 1.0V for Park

DP[A:D]_VDD10 (1.1V@200mA DPA_VDD10) --M92

DP[A:D]_VDD10 (1.0V@110mA DPA_VDD10) --Park

DP[E:F]_VDD10 (1.1V@100mA DPA_VDD10) --M92


DP[E:F]_VDD10 (1.0V@120mA DPA_VDD10) --Park



For M97/M96, DPE_VDD18 can be shared with DPE_VDD18

For M97/M96, DPF_VDD18 can be shared with DPE_VDD18

U7001B



- 77 MEMTYPE_0
- 77 MEMTYPE_1
- 77 MEMTYPE_2
- 77 MEMTYPE_3

- PD >A88 DVPCTRL_MVP_0
- PD >A88 DVPCTRL_MVP_1
- PD >A88 DVPCTRL_0
- PD >A88 DVPCTRL_1
- PD >A88 DVPCTRL_2
- PD >A88 DVPCTRL_3
- PD >A88 DVPCTRL_4
- PD >A88 DVPCTRL_5
- PD >A88 DVPCTRL_6
- PD >A88 DVPCTRL_7
- PD >A88 DVPCTRL_8
- PD >A88 DVPCTRL_9
- PD >A88 DVPCTRL_10
- PD >A88 DVPCTRL_11
- PD >A88 DVPCTRL_12
- PD >A88 DVPCTRL_13
- PD >A88 DVPCTRL_14
- PD >A88 DVPCTRL_15
- PD >A88 DVPCTRL_16
- PD >A88 DVPCTRL_17
- PD >A88 DVPCTRL_18
- PD >A88 DVPCTRL_19
- PD >A88 DVPCTRL_20
- PD >A88 DVPCTRL_21
- PD >A88 DVPCTRL_22
- PD >A88 DVPCTRL_23

- T7100
- T7101
- T7102
- T7103
- T7104
- T7105
- T7106
- T7107
- T7108

- 45 EDID_CLK
- 45 EDID_DATA
- 77 AT1_GPIO[13:0]

- ATI_GPIO0 STRAP
- ATI_GPIO1 STRAP
- ATI_GPIO2 STRAP
- ATI_GPIO3 STRAP
- ATI_GPIO4 STRAP
- ATI_GPIO5 STRAP
- ATI_GPIO6 STRAP
- ATI_GPIO7 STRAP
- ATI_GPIO8 STRAP
- ATI_GPIO9 STRAP
- ATI_GPIO10 STRAP
- ATI_GPIO11 STRAP
- ATI_GPIO12 STRAP
- ATI_GPIO13 STRAP
- ATI_GPIO14 STRAP

- R7130
- R7120
- T7109
- T7110
- R7121
- R7124

- GPIO14_HPD2
- GPIO15_PWRCNTL_0
- ATI_GPIO15
- ATI_GPIO16
- ATI_GPIO17
- ATI_GPIO18
- ATI_GPIO19
- ATI_GPIO20
- ATI_GPIO21
- ATI_GPIO22
- GPIO24_TRSTB
- GPIO27_TMS
- GPIO28_TCK
- GPIO28_TCK

- 48 HDMI_HPD

- R7122
- R7123
- C7117
- C7118
- C7119
- C7120
- C7121
- C7122
- C7123

- L7101
- L7102
- L7103

- 76 VGA_THERMID+
- 76 VGA_THERMID-

- T7119
- TS_FDO
- TS_VDD
- TS_VSS

- AM26
- AM27
- AM19
- AM20
- AM21
- AM22
- AM23
- AM24
- AM25
- AM26
- AM27
- AM28
- AM29
- AM30
- AM31
- AM32
- AM33
- AM34
- AM35
- AM36
- AM37
- AM38
- AM39
- AM40
- AM41
- AM42
- AM43
- AM44
- AM45
- AM46
- AM47
- AM48
- AM49
- AM50
- AM51
- AM52
- AM53
- AM54
- AM55
- AM56
- AM57
- AM58
- AM59
- AM60
- AM61
- AM62
- AM63
- AM64
- AM65
- AM66
- AM67
- AM68
- AM69
- AM70
- AM71
- AM72
- AM73
- AM74
- AM75
- AM76
- AM77
- AM78
- AM79
- AM80
- AM81
- AM82
- AM83
- AM84
- AM85
- AM86
- AM87
- AM88
- AM89
- AM90
- AM91
- AM92
- AM93
- AM94
- AM95
- AM96
- AM97
- AM98
- AM99
- AM100

- AV33
- AV34
- AV35
- AV36
- AV37
- AV38
- AV39
- AV40
- AV41
- AV42
- AV43
- AV44
- AV45
- AV46
- AV47
- AV48
- AV49
- AV50
- AV51
- AV52
- AV53
- AV54
- AV55
- AV56
- AV57
- AV58
- AV59
- AV60
- AV61
- AV62
- AV63
- AV64
- AV65
- AV66
- AV67
- AV68
- AV69
- AV70
- AV71
- AV72
- AV73
- AV74
- AV75
- AV76
- AV77
- AV78
- AV79
- AV80
- AV81
- AV82
- AV83
- AV84
- AV85
- AV86
- AV87
- AV88
- AV89
- AV90
- AV91
- AV92
- AV93
- AV94
- AV95
- AV96
- AV97
- AV98
- AV99
- AV100

- AE29
- AG29
- AK29
- AJ29
- AK30
- AJ30
- AK31
- AJ31
- AK32
- AJ32
- AK33
- AJ33

- AK26
- AJ26
- AK27
- AJ27
- AK28
- AJ28
- AK29
- AJ29
- AK30
- AJ30
- AK31
- AJ31
- AK32
- AJ32
- AK33
- AJ33


- AK24
- AH13
- AK24
- AH13

- AK24
- AH13
- AK24
- AH13








- AK24
- AH13
- AK24
- AH13

- AK24
- AH13
- AK24
- AH13

- AK24
- AH13
- AK24
- AH13





M92 DP channels C and D are NC.
Park only DP channel D is NC.



+1.1VSG : 1.1V for M92 ; 1.0V for Park
DPLL_VDDC (1.1V@150mA) --M92
DPLL_VDDC (1.0V@125mA) --Park


Need pulled high(3.3V or 5V) before VDDC is powered up





POWER


For M92-M2
VDDR4 or VDDR5 can be +3.3V or +1.8V
For Park
VDDR4 and VDDR5 must be +1.8V

VDDR4_VDDR5 : 3.3V for M92 ; 1.8V for Park
M92-M2 mount R7401& unmount L7402
Park mount L7402 & unmount R7401






For Park : FB_GND feedback path amount R7501.
 For M92 is GND pin mount R7501.




AL21 : PowerXpress Mode Enable

Memory Clock SS (Reserved)


S0 (Spread Percentage Select):
 GND: TBD%
 VDD: TBD% (default PU)
 NC : TBD%



	SMBUS SLAVE ADDRESS
G781	98 (1 0 0 1 1 0 0)
G781-1	9A (1 0 0 1 1 0 1)



OPTION STRAPS



R1.1,item L19

M92 Straps

STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
VIP_DEVICE_STRAP_EN	V2SYNC	0 - Ignore VIP device straps (DVPDATA_20) 1 - Use VIP device straps (DVPDATA_20)	0 (internal pull-down)
OK TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: Full Tx output swing This setting can only be used if the PCIe bus design meets the "Low Loss Interconnect" requirements.	0 (internal pull-down)
OK TX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	0 (internal pull-down)
OK BIF_GEN2_EN_A	GPIO2	1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on 0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on	0
OK VGA_DIS	GPIO9	0 - VGA Controller capacity enabled 1 - The device will not be recognized as the system's VGA controller	0 (internal pull-down)
OK ROMIDCFG(2:0)	GPIO(13:11)	If BIOS_ROM_EN=1, then Config(2:0) defines the ROM type. If BIOS_ROM_EN=0, then Config(2:0) defines the primary memory aperture size. 128MB--x000 32MB--Not Support 2GB--Not Support 4GB--Not Support 256MB--x001 512MB--Not Support 1GB--Not Support 64MB--x010	0000 (internal pull-down)
OK BIOS_ROM_EN	GPIO22_ROMCSB	Enable external BIOS ROM device 0-Disable external BIOS ROM device 1-Enable external BIOS ROM device	0 (internal pull-down)
OK AUD[1] AUD[0]	PEG_CRT_HSYNC_VGA PEG_CRT_VSYNC_VGA	AUD(1:0): 00: No audio function; 01: Audio for DisplayPort and HDMI if adapter is detected; 10: Audio for DisplayPort only; 11: Audio for both DisplayPort and HDMI	0 (internal pull-down)
OK OK Reserved	H2SYNC GPIO_21_BB_EN GENERICC	ATI internal use only . THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET.	0 (internal pull-down)

AUDIO_EN	VIP_3	Enable HD Audio function in the PCI configuration space 0 - Disable HD Audio 1 - Enable HD Audio	0 (internal pull-down)
64BAR_EN_A	VIP_5	Enable 64-bit BARs Most commonly this strap is left at the default (32-bit BARs)	0 (internal pull-down)
MSI_DIS	VIP_1	Disable Message Signaled Interrupt in both a ROM strap and a pin strap. The pin strap is only applicable if a BIOS ROM is not present	0 (internal pull-down)
VIP_DEVICE	VHAD_0	VIP_DEVICE_STRAP_EN is set 0 =>not used VIP Host interface VIP_DEVICE_STRAP_EN is set 1 =>used VIP Host interface	0 (internal pull-down)
DEBUG_ACCESS	GPIO4	Debug_access strap 3.3V --ON 0V ----OFF	0 (internal pull-down)
DEBUG_L2C_ENABLE	GPIO6	ATI internal use only . Other logic must not affect this signal during RESET Recommended to 0	0 (internal pull-down)

Dual Rank DDR3 1GB need AMD check pull low or high for following DDR3 VRAM
 03G151638020 DDR3 64M*16-1.2 FBGA-96 SAMSUNG/K4W1G1646E-HC12
 03G151638421 DDR3 64M*16-1.2 FBGA-96 HYNIX/H5TQ1G63BFR-12C


Memory ID Board Straps

Vendor	DVPDATA(3,2,1,0)	ID	DDR3 Memory Type	Channel Size
Samsung	0000	0	64M*16 (512MB) Dual Rank 512*2 = 1G	B channel dual-link
Hynix	0001	1	64M*16 (512MB) Dual Rank 512*2 = 1G	B channel dual-link

+VGA CORE	RTop	RBot	PWRCNTL_0	PWRCNTL_1
0.9V	8K	40K	Low	Low
1V	8K	40K 60.4K	High	Low
1.1V	8K	40K 30.1K	Low	High
1.2V	8K	40K 60.4K 30.1K	High	High



<Variant Name>

		Title :
ASUSTeK COMPUTER INC. NB		Engineer: Ryan_Wang
Size	Project Name	Rev
C	K72Jr	1.0
Date: Friday, December 11, 2009		Sheet 78 of 100

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title :
ASUSTeK COMPUTER INC. NB		Engineer: Ryan_Wang
Size	Project Name	Rev
C	K72Jr	1.0
Date: Friday, December 11, 2009		Sheet 79 of 100

5


4

3

2

1

IMVP6.5 CPU VCORE REGULATOR



PH0	PH1	Phase
0	1	2
1	1	3

Icpu	VID5	VID4	VID3
Icpu(max)<=20A	0	0	1
20A<Icpu(max)<=30A	0	1	0
30A<Icpu(max)<=40A	0	1	1
40A<Icpu(max)<=50A	1	0	0
50A<Icpu(max)<=60A	1	0	1
60A<Icpu(max)<=70A	1	1	0
70A<Icpu(max)<=90A	1	1	1

CPU Spec	MAX. current	OCP setting	R8043
45W	52A	65A	2.05Kohm
35W	48A	55A	1.65K ohm

CPU Spec	MAX. current	I_mon	R8029
45W	50A	5.36Kohm	
35W	40A	5.43K ohm	

T8013	TPC28T	T8005	TPC28T	T8001	TPC28T
CPU VRON_PWR	1	VR VID0	1	VCORE	1
T8014	TPC28T	T8006	TPC28T	T8002	TPC28T
CLK_PWRGRD#	1	VR VID1	1	VCORE	1
T8015	TPC28T	T8007	TPC28T	T8003	TPC28T
VRM_PWRGRD	1	VR VID2	1	VCORE	1
T8016	TPC28T	T8008	TPC28T	T8004	TPC28T
I_MON	1	VR VID3	1	VCORE	1
T8017	TPC28T	T8009	TPC28T	T8020	TPC28T
VCSSENSE	1	VR VID4	1	GND	1
T8018	TPC28T	T8010	TPC28T	T8021	TPC28T
VSSSENSE	1	VR VID5	1	GND	1
T8019	TPC28T	T8011	TPC28T	T8022	TPC28T
+5VS_C	1	VR VID6	1	GND	1
T8025	TPC28T	T8024	TPC28T	T8023	TPC28T
PM_PSI#	1	PM_DPRSLP#	1	GND	1

<Variant Name>


ASUS Title : **+VCORE**

ASUSTek COMPUTER INC. NBI Engineer: **CH**

Size Project Name
 Custom **K7ZJ**

Date: Friday, January 29, 2010 Sheet 80 of 100



Total count: 73 pcs



Power stage	
+5VSUS:	+3VSUS:
1. I.P Current: $I_{in} = V_o / (0.75 \cdot V_{in}) = 1.40A$	1. I.P Current: $I_{in} = V_o / (0.75 \cdot V_{in}) = 0.93A$
2. Ripple Current: $I_{rip} = 2.61A$	2. Ripple Current: $I_{rip} = 1.55A$
3. Ripple Voltage: $ESR/1 = 15mohm$ $V = 39.15mV$	3. Ripple Voltage: $ESR/1 = 15mohm$ $V = 23.25mV$
4. Inductor Spec: $I_{sat} = 6.2A$ $I_{dc} = 5.5A$ $DCR = 36mohm$	4. Inductor Spec: $I_{sat} = 6.2A$ $I_{dc} = 5.5A$ $DCR = 36mohm$
5. MOSFET Spec: H-side MOSFET: RJK0355DPA	5. MOSFET Spec: L-side MOSFET: RJK0355DPA
$R_{ds(on)} = 16.5mohm$ ($V_{gs} = 4.5V$) $I_{cont} = 30A$ ($T = 25^\circ C$) $I_{peak} = 120A$ (Pause = 10 us)	$R_{ds(on)} = 16.5mohm$ ($V_{gs} = 4.5V$) $I_{cont} = 30A$ ($T = 25^\circ C$) $I_{peak} = 120A$ (Pause = 10 us)

Controller	
+5VSUS:	+3.VSUS
1. Voltage & Current: +5VSUS: 5V / 5A	1. Voltage & Current: +3VSUS: 3.3V / 5A
2. Frequency: $F = 300KHZ$	2. Frequency: $F = 375KHZ$
3. OCP: Set R8105=200 Kohm $I_{ocp} = R_{ocp} / R_{ds(on)} * 1e6$ $I_{ocp} = 7.65A$	3. OCP: Set R8106=200Kohm $I_{ocp} = R_{ocp} / R_{ds(on)} * 1e6$ $I_{ocp} = 7.25A$
4. Soft start time: The Soft Start duration is 2ms	4. Inrush Current: $C_{total} = 100 \mu F$ $I_{inrush} = C \cdot V_{out} / SS_time$ $I_{inrush} = 0.25 A$
5. Inrush Current: $C_{total} = 100 \mu F$ $I_{inrush} = C \cdot V_{out} / SS_time$ $I_{inrush} = 0.165 A$	


FOR POWER TEST



Part Selection		
1. MOSFET: PPAK56 High Side RJK0355DPA 07G005B14011(HF)	2. Inductor: Molding063 FDVE030-H-4R7M-P3 09G02X473037(HF)	3. Output Cap: 7343 EEFCXJ101R 11G08D21075A EEFCXJ151YR 11G08D415750
RJK0355DPA 07G005B14010 Low Side RJK0355DPA 07G005B14011(HF)	PCMC063T-4R7MN 09G02X473032 MPL73-4R7 09G02X473612 Ferrite104 CDRH104REHF-3R8NC 09G02X383402(HF)	
RJK0355DPA 07G005B14010 High Side S1736DN 07G005A80011(HF) Low Side S1736DN 07G005A80011(HF)	B1179BS-H-3R8N 09G02X383403(HF)	

AC_BAT_SYS_INV is inverter connect, Power trace = 50mil(min)

+VCCP POWER SUPPLY



Power stage

+VTT_CPU:

1. I/P Current:
 $I_{in} = V_o' / (0.75 \cdot V_{in}) = 1.32A$
2. Ripple Current:
 $I_{rip} = 5.9A$
3. Ripple Voltage:
 $ESR / 1 = 10m\Omega$
 $V = 59mV$
4. Inductor Spec:
 $I_{sat} = 30.5A$
 $I_{dc} = 22.9A$
 $DCR = 1.4m\Omega$
5. MOSFET Spec:
H-side MOSFET: RJK0353DPA
 $R_{ds(ON)} = 16.5m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ (Pause = 10 us)

L-side MOSFET: RJK0353DPA
 $R_{ds(ON)} = 7.6m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 35A$ ($T = 25^\circ C$)
 $I_{peak} = 140A$ (Pause = 10 us)

Controller


+VTT_CPU

1. Voltage & Current:
 +VCCP: 1.05V / 26A
2. Frequency:
 $F = 294KHZ$
3. OCP:
 Set R8204 = 4.99 Kohm
 $I_{loop} = R_{ocp} \cdot 20uA / R_{ds(on)}$
 $I_{loop} = 26.26A$
4. Soft start time:
 The Soft Start duration is 1.35ms
5. Inrush Current:
 $C_{total} = 220uF$
 $I_{inrush} = C \cdot V_{out} / SS_time$
 $I_{inrush} = 0.17A$


Part Selection

1. MOSFET:	2. Inductor:	3. Output Cap:
PPAK56	Molding063	7343
High Side	FDVE0630-H-1R0M-P3	EEFCX0D221YR
RJK0353DPA	09G02X103506(HF)	11G08D1227D0
07G005B14011(HF)	PCMC063T-1R0MN	EEFCX0D221R
	09G02X103022	11G08D2227D1
RJK0353DPA	MPC7301R0M1	ACAS2R0S221E15
07G005B14010	09G02X103H11	11G09D2227D0
Low Side		
RJK0353DPA	Ferrite104	
07G005A92010	FDUE1040D-H-1R0M-P3	
	09G02X103T25(HF)	
PPAK33		
High Side	PCMC104T-1R0MN	
SI7326DN	09G02X103U00	
07G005A80011(HF)	MPO104-1R0	
	09G02X103R01	

+1.5V & 0.75VS POWER SUPPLY



+1.5V	RTop	RBot	DCVTT_GNTLO	DCVTT_CTL1
1.4V	20K	23.2K	Low	Low
1.5V	20K	23.2K 143K	High	Low
1.6V	20K	23.2K 73.2K	Low	High
1.7V	20K	23.2K 73.2K 143K	High	High



Power stage

DDR II:

- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.052A$
- Ripple Current:**
 $I_{rip} = 3.07A$
- Ripple Voltage:**
 $ESR/1 = 10mohm$
 $V = 30.7mV$
- Inductor Spec:**
 $I_{sat} = 10.9A$
 $I_{dc} = 10A$
 $DCR = 12.1mohm$
- MOSFET Spec:**
H-side MOSFET: RJK0355DPA
 $R_{ds(ON)} = 16.5mohm$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ ($Pause = 10us$)
- L-side MOSFET: RJK0355DPA**
 $R_{ds(ON)} = 16.5mohm$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ ($Pause = 10us$)

Controller


DDR II:

- Voltage & Current:** **1. Voltage & Current:**
 $+1.5V: 1.5V / 10A$
 $+0.75V: 0.75V / 1A$
- Frequency:**
 $F = 294KHZ$
- OCp:**
Set $R8302 = 12Kohm$
 $I_{ocp} = R_{ocp} \cdot 20uA / R_{ds(on)}$
 $I_{ocp} = 14A$
- Soft start time:**
The Soft Start duration is 1.35ms
- Inrush Current:**
 $C_{total} = 560uF$
 $I_{inrush} = C \cdot V_{out} / SS_time$
 $I_{inrush} = 0.17A$

Part Selection

1. MOSFET:	2. Inductor:	3. Output Cap:
PPAK56	Molding063	7343
High Side	FDVE0630-H-2R2M=P3	EEFCXD221YR
RJK0355DPA	09G02X223809(HF)	11G08D1227D0
07G005B14011(HF)	PCMC063T-2R2MN	EEFCXD0221R
RJK0355DPA	09G02X223801	11G08D2227D1
07G005B14010	MPC730-2R2M01	ACAS2R0S221E15
Low Side	09G02X223815	11G08D2227D0
RJK0353DPA		
07G005A92010		
PPAK33		
High Side		
S1732DN		
07G005A80011(HF)		

+1.8V POWER SUPPLY




+1.8VS @ 2A

1. Supply Voltage:
 $V_{IN} = 3.3V$ (2.6V ~ 5.5V)
2. Supply Voltage:
 $V_{OUT} = 1.8V / 2A$
3. Current Limit:
 $I_{limit} = 3.2A$
4. Continue Current:
 $I_{cont} = 2A$
5. Feedback Voltage:
 $V_{FB} = 0.8V$
6. Switching Frequency:
 $R_{rt} = 330 \text{ Kohm}$
 $F_{sw} = 1 \text{ MHz}$

T8403	TPC28T	+1.8VO	1
T8404	TPC28T	+1.8VS	1
T8405	TPC28T	GND	1
T8406	TPC28T	GND	1
T8407	TPC28T	+1.8VS_PWR@E	1

<Variant Name>

ASUS		Title : POWER_I/O_+1.8VS	
ASUSTeK COMPUTER INC. NB		Engineer: CH_LU	
Size	Project Name	Date: Friday, January 29, 2010	Rev 1.0
B	K72J	Sheet 84 of 100	



Total count: 9 pcs

EN pin : 10uA charge current
Vref = 0.8V


+1.1VSG @ 2A

1. Dropout Voltage:
 $\Delta V = 0.4V$ ($I_o = 2A$)
2. Current Limit:
 $I_{limit} = 4A$
3. Continue Current:
 $I_{cont} = 2A$
4. Power Dissipation:
 $R_{thjc} = 52^\circ C/W$
 $P_d = 1.9W$
5. EN Voltage:
 $V_{rising} = 1.4V$
 $V_{falling} = 0.8V$
6. Supply Voltage:
 $V_{IN} = 1.5V$
7. Inrush current:
 $T_{ss} = 5ms$
 $C_{total} = 10uF$
 $I_{inrush} = 0.003A$

T8511	TPC28T	T8507	TPC28T
+VTT_CPU	1	+1.1VO	1
T8512	TPC28T	T8508	TPC28T
+1.1VS_PWRG.D	1	+1.1VSG	1
		T8509	TPC28T
		GND	1
		T8510	TPC28T
		GND	1

<Variant Name>

		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
B		1.0	
Date: Friday, January 29, 2010		Sheet 85 of 100	



Power stage

- +VGA_CORE:
- 1. I/P Current:
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.12A$
- 2. Ripple Current:
 $I_{rip} = 5.63A$
- 3. Ripple Voltage:
 $ESR / Z = 7.5m\Omega$
 $V = 42.22mV$
- 4. Inductor Spec:
 $I_{sat} = 30.5A$
 $I_{dc} = 22.9A$
 $DCR = 1.7m\Omega$
- 5. MOSFET Spec:
H-side MOSFET: RJK0355DPA
 $R_{ds(ON)} = 16.5m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ (Pause = 10 us)
- L-side MOSFET: RJK0355DPA
 $R_{ds(ON)} = 16.5m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ (Pause = 10 us)


Controller

- +VGA_CORE:
- 1. Voltage & Current:
+VGA_CORE: 1.1V / 16A
- 2. Frequency:
 $F = 253KHz$
- 3. OCP:
Set $R8606 = 7.5K\Omega$
 $I_{ocp} = R_{ocp} \cdot 20\mu A / R_{ds(on)}$
 $I_{ocp} = 26A$
- 4. Soft start time:
The Soft Start duration is 1.35ms
- 5. Inrush Current:
 $C_{total} = 440\mu F$
 $I_{inrush} = C \cdot V_{out} / SS_time$
 $I_{inrush} = 0.296A$


P_VGA_EN_10	T8607	TPC28T	T8601	TPC28T
ATI_PWGRD_VGA_1	T8608	TPC28T	T8602	TPC28T
PWRCNTL_0	T8609	TPC28T	T8603	TPC28T
PWRCNTL_1	T8610	TPC28T	T8604	TPC28T
			T8605	TPC28T
			T8606	TPC28T

$V_o = 0.75V(1 + R_{top}/R_{bot})$


+VGA_CORE	RTop	RBot	PWRCNTL_0	PWRCNTL_1
0.90V	8K	40.2K	Low	Low
1.00V	8K	40.2K 60.4K	High	Low
1.12V	8K	40.2K 27K	Low	High
1.22V	8K	40.2K 60.4K 27K	High	High



<Variant Name>

		Title :
<OrgName>		Engineer:
Size	Project Name	Rev
Custom		1.0
Date: Friday, January 29, 2010	Sheet 87 of 100	

T8802	TPC28T	T8805	TPC28T	T8808	TPC28T	T8811	TPC28T	T8814	TPC28T	T8817	TPC28T	T8820	TPC28T	T8824	TPC28T	T8827	TPC28T	T8829	TPC28T
AC_BAT_SYS_1	0	AC_BAT_SYS_1	0	AD_DOCK_IN_1	0	AD_DOCK_IN_1	0	BAT	1	BAT	1	BATSSEL_0	1	AC_IN_OCF_1	0	PWRLIMIT#	3	GND	GND
T8803	TPC28T	T8806	TPC28T	T8809	TPC28T	T8812	TPC28T	T8815	TPC28T	T8818	TPC28T	T8821	TPC28T	T8825	TPC28T	T8828	TPC28T	T8830	TPC28T
AC_BAT_SYS_1	0	AC_BAT_SYS_1	0	AD_DOCK_IN_1	0	AD_DOCK_IN_1	0	BAT	1	BAT	1	BATSSEL_1	1	ISET_EC	1	GND	GND	GND	GND
T8804	TPC28T	T8807	TPC28T	T8810	TPC28T	T8813	TPC28T	T8816	TPC28T	T8819	TPC28T	T8822	TPC28T	T8826	TPC28T	T8832	TPC28T	T8831	TPC28T
AC_BAT_SYS_1	0	AC_BAT_SYS_1	0	AD_DOCK_IN_1	0	AD_DOCK_IN_1	0	BAT	1	BAT	1	BAT	1	CHG_EN	1	GND	GND	GND	GND



Battery Cells

BATSEL_1	BATSEL_0	CELLS
H	H	2 CELLS
L	H	2 CELLS
H	L	3 CELLS
L	L	4 CELLS

Charger IC and EC Code correlation sheet :
 Charger MAX8725 => EC CODE : 200
 Charger MAX17015 => EC CODE : 201
 Charger MB39A132 => EC CODE : 202


Total count: 50 pcs

Power Limit = 65W


Charge Current ADJ

Total Power ADJ
 65W:R8822=39.2Kohm
 90W:R8822=23.2Kohm

Charge Voltage ADJ



<Variant Name>


		Title :
<OrgName>		Engineer:
Size	Project Name	Rev
Custom		1.0
Date: Friday, January 29, 2010	Sheet 89 of 100	

BATTERY IN DETECT


<Variant Name>

		Title :POWER_DETECT	
ASUSTeK COMPUTER INC. NB		Engineer: <i>Morris</i>	
Size	Project Name	Date:	Rev
Custom	<i>Design IP</i>	Friday, January 29, 2010	1.0
		Sheet	90 of 100

SUSB#_PWR POWER



SUSC#_PWR POWER



+12VS	T9107	TPC28T	1	+	+1.8VSG	T9101	TPC28T	1	+
+3V	T9108	TPC28T	1	+	+1.5V	T9102	TPC28T	1	+
+5V	T9109	TPC28T	1	+	+3V	T9103	TPC28T	1	+
+12V	T9110	TPC28T	1	+	+5V	T9104	TPC28T	1	+
GND	T9111	TPC28T	1	-	GND	T9105	TPC28T	1	-
GND	T9112	TPC28T	1	-	GND	T9106	TPC28T	1	-

<Variant Name>

ASUS Title: **POWER_LOAD SWITCH**

ASUSTeK COMPUTER INC. NB Engineer: **CH_LU**

Size	Project Name	Rev
B	K72J	1.0

Date: Friday, January 29, 2010 Sheet 91 of 100

History

R1.0 to R1.1 :

Page 3 : Change R0363,R0364 to RN0302.
Remove SL0311,SL0312.
Change R0366,R0367 to SL0319,SL0320.
Change R0351 to SL0321.

Page 5 : DNI R0501,R0502,R0505,R0506.

Page 6 : Remove R0616,R0601.
Change R0607 to SL0601.
Change R0605,R0606 to RN0601.

Page 14 : Change CE1407 from 220uF to 100uF for cost down.
Change CE1401~CE1403,CE1406 from POSCAP to TAN for cost down.
Change JP1402 to R1414,R1415 for EMI request.
Correct CE1404 part reference to C1450.

Page 16 : Change R1605,R1606 to SL1601,SL1602.

Page 17 : Change R1705,R1706 to SL1701,SL1702.

Page 18 : Change C1811,C1802 from 0.1uF/10V to 0.1uF/16V.
Remove R1809,R1810.
Change R1801,R1802,R1803,R1804 to RN1802.

Page 19 : Add OC/UC circuit (IT8268).

Page 21 : Remove RX2105,RX2106,RX2107,RX2108,RX2140,RX2141.
Change R2136,R2137 to RN2101.

Page 22 : Chaneg R2257 to SL2201.
Remove R2245.
Change R2246 to SL2202.
Change R2239,R2240 to SL2203,SL2204.

Page 23 : Change R2322,R2323 to RN2301.

Page 24 : Change RX2401,RX2404,RX2406 from 22ohm to 47ohm.
Remove T2413.
Change RP2401~RP2403 to RN2401~RN2405.
Change Card Reader to USB port 11.

Page 25 : Remove R2504,R2523.

Page 26 : Remove JP2601.
Add D2605,R2623,Q2621,R2637,C2617 for ITE8541.

Page 27 : Change +VTT_PCH to +VTT_PCH_ORG.

Page 28 : Change SPI ROM circuit for ITE8541.

Page 29 : Add R2922 for CLK_PWRGD# (open drain).
Add +VDD_1.05 for ICS9LVS3162.

Page 30 : Add U3004 co-lay with U3003.
Add R3010 for X'tal free option.
Add R3008,R3006 for ITE8541 VSUS_ON.
Add OCVTT_CTL0/1,OCMV_CTL0/1 for OC/UC option.

Page 31 : Change C3105 from 0.1uF/10V to 0.1uF/16V.

Page 33 : Remove R3314.
Remove AR8121 option circuit.

Page 34 : Change Transformer to 09G051059023 / 09G051059055.
Change +AVDD_CEN_LAN to +AVDD_1.7_LAN.

Page 37 : Change Jack Ground from GND_AUDIO to GND_JACK.
Add SL3740 for HP1_JD , SL3741 for EXT_MIC_JD.

Page 45 : Change R4501 from 330ohm to 150ohm.
C4507 from 1uF/10V to 1uF/6.3V.
Change C4511(0.1uF/10V) to C4513(0.1uF/16V).
Change RNX4501,LX4501 to SL4501.
Change C4514 connect to R4529 pin1.
Change L4503,C4509,C4512 connection.

Page 48 : Change VGND to GND.
Change F4801 from 0.2A/30V to 1.5A/6V.
Add D4803.

Page 53 : Remove RX5305,RX5306.

Page 56 : Change C5605 from 0.1uF/10V to 0.1uF/16V.
Change LED5601~LED5603 from BLUE to GREEN.
Change LED voltage from +5VS/+5VA to +3VS/+3VSUS.
Add CAP_LED#,NUM_LED# pull-up for open drain signal.

Page 57 : Change Q5703B to NC , R5708 pin1 to +VTT_CPU_VO.

Page 58 : Add R5836 (DNI).

Page 60 : Remove L6001,L6002.

Page 65 : Add H6502 for LVDS cable.

Page 68 : Add caps for EMI request.

Page 70 : Change VGND to GND.

Page 71 : Remove R7124.

Page 73 : Change VGND to GND.

Page 74 : Change CE7401 from 3528 to 7343 type.
Change all +VGA_CORE 0.01uF to 1uF for PARK.

Page 75 : Add RN7501~RN7507 for dual rank memory.

Page 76 : Change VGND to GND.

Page 80 : Mount R8050,R8052.
Change R8050,R8051,VID pull-up to +VTT_CPU_VO.

Page 82 : Change +VTT_PCH to +VTT_PCH_ORG.
Add OV/UV circuit , remove 1.1V support.

Page 83 : Add OV/UV circuit.

Page 84 : Change R8405 from 330K to 200K ohm for +1.8VS timing.

Page 86 : Change 5V_RUN to +5VSUS , VGND to GND.

Page 91 : Change JP8207 to JP9107.

*** Change all M92 parts to PARK parts ***

		Title : HISTORY	
-<OrgName>		Engineer: Jerry Mou	
Size	Project Name		Rev
Custom	K72Jr		2.0
Date: Friday, December 11, 2009		Sheet	96 of 98

R1.1 to R1.2 :

Page 20 : Change C2001,C2002 from 18pF to 15pF.

Page 24 : DNI U2401 , mount R2413.

Page 26 : DNI D2605 , mount R2623 for ITE8541.

Page 28 : DNI R2848 , mount R2857 for ITE8541.
Mount R2866~R2869 for ITE8541.

Page 29 : DNI L2904 & R2921 , mount L2903 for ICS9LV53162.

Page 30 : DNI R3008 , mount R3006 for ITE8541.
Change C3016,C3017 from 15pF to 10pF.
DNI U3003,R3014 , mount R3002~R3005 for ITE8541.

Page 33 : Add R3321 for signal integrity.

Page 36 : Add D3601 for pop noise.

Page 37 : Change D3709 from RB717F to BAT54AW.
Change C3701 to X7R.

Page 45 : Change C4504 from 1uF/10V to 1uF/6.3V.

Page 47 : Change C4804~C4811 to X5R type.
Change R4801,R4802 to RN4801.

Page 57 : DNI R5705,R5706,Q5703,R5708,R5714,R5715,Q5707,R5712.

Page 58 : Change D5801 from BAT54CW to BAT54C.

Page 65 : Remove H6521,H6522,H6506,H6507,H6523,H6524.

Page 74 : Change L7405 to 09G013120400.
DNI Q7401,L7407 , mount R7402.
Change R7402 to 0805 type.

Page 75 : DNI R7501 for PARK.
Change pin AL21 to test point.

Page 82 : DNI R8220 & R8222 , mount R8223.
Add R8225 & R8226.
DNI R8271 & R8272.

Page 83 : Add R8324 & R8325.
DNI R8314 & R8317.

Page 84 : Change R8405 from 200K to 47K ohm for +1.8VS timing.

Page 85 : Add JP8505 , R8509.
Change R8511 from 7.5K to 5.1K ohm.
DNI U8501 related circuit for cost down.

R1.2 to R1.3 :

Page 21 : Change R2157 from 39 ohm to 15 ohm for single load.

Page 25 : Change PCB ID resistors.

Page 30 : Change R3021,R3023 from 47K ohm to 100K ohm for battery team request.
Add R3030 for VSUS_ON connection.
Delete J3001 & U3004 from schematic.
Add R3011 & Q3002 for ITE8570 X'tal free option.

Page 38 : Change R3852 to 0 ohm , C3801 to DNI.

Page 40 : Change SL4501 to L4502 for EMI request.

Page 52 : Change SL5201,SL5202 to L5201,L5202 for EMI request.

Page 65 : Modify H6518 shape for ME request.


Page 71 : Change R7128 to 0402 type.

Page 77 : Change R7714 to /HYNIX , R7718 to /SAMSUNG.

Page 80 : Change 8029 to 5.36K , C8001 to 68nF , R8032 to 10K , C8019 to 220pF.
Change R8039,R8040 to 165K ohm.

Page 82 : Change CE8202 to C8221 & C8222 (DNI).

Page 70~77 : Add PARK errarta items as below.



In current reference design, TESTEN is pulled down through a resistor and GPIO24_TRSTB may be pulled-high or floating. To implement option 2, both of these resistors should be depopulated (keep the resistor pad for debugging purposes).

Option 2 requires that:

- 1) TESTEN and GPIO27_TMS be pulled high (3.3V)
- 2) GPIO24_TRSTB be pulled to ground (0V), and
- 3) A clock source (1KHz -27MHz, 3.3V level) be provided on GPIO26_TCK (through a 0 Ohm resistor). The 27MHz oscillator output can be used (if present).

R1.3 to R2.0 :

Page 19 : Add R1903.

Page 20 : DNI R2034~R2039 for Production PCH.

Page 21 : Change R2157 from 15 ohm to 24.9 ohm.

Page 32 : Mount R3207 for G709.

Page 36 : Change INT_MIC to Codec Port A for feedback issue.

Page 37 : Change Phone Jack P/N from 12G14030106L to 12G14000106M.

Page 38 : Change Internal Mic reference voltage to codec output.

Page 46 : DNI Q4601 , mount U4601 , change SL4601 & SL4602 to 33 ohm for HDMI audio disappear issue.

Page 48 : DNI D4803 for cost down.

Page 50 : Add G709 circuit , DNI G781 circuit.

Page 51 : Change R5101~R5103 to short land.

Page 56 : Change LED5601 from Green to White , R5604 pin1 from +3VSUS to +5VSUS.

Page 57 : Delete Q5702 & Q5703 & Q5707 discharge circuit , change Q5704 to 2N7002.

Page 60 : Delete JP6003 & JP6004.

Page 65 : Delete H6527.

Page 66 : Change C6607 from 0.1uF/16V to 0.1uF/25V.


Page 71 : Add U7101 & R7131 for PARK errata E2 , DNI R7121 & R7124 for production PARK.

Page 73 : DNI R7335 , mount R7305 for production PARK.

Page 76 : DNI R7605 for production PARK.

Page 82 : Modify CE8204 & CE8205 package.

Page 91 : Change R9104 to 47.5K , R9105 to 30K for power on fail issue.

		Title : HISTORY	
<OrgName>		Engineer: <i>Jerry Mou</i>	
Size Custom	Project Name K72Jr		Rev 2.0
Date: Friday, December 11, 2009		Sheet	98 of 98