


K42Jv SCHEMATIC Revision 2.0

Power

- VCORE
- System
- 1.5VS & 1.05VS
- DDR & VTT
- +2.5VS
- Charger
- Detect
- Load Switch
- Power Protect

BLOCK DIAGRAM



PAGE	Content
1	Block Diagram
2	System Setting
3	CPU(1)_DMI, PEG, FDI, CLK, MISC
4	CPU(2)_DDR3
5	CPU(3)_CFG, RSVD, GND
6	CPU(4)_PWR
7	CPU(5)_XDP
16	DDR3 SO-DIMM_0
17	DDR3 SO-DIMM_1
18	DDR3 CA_DQ VOLTAGE
19	VID controller
20	PCH_IBEX(1) SATA, IHDA, RTC, LPC
21	PCH_IBEX(2)_PCIE, CLK, SMB, PEG
22	PCH_IBEX(3)_FDI, DMI, SYS_PWR
23	PCH_IBEX(4)_DP, LVDS, CRT
24	PCH_IBEX(5)_PCI, NVRAM, USB
25	PCH_IBEX(6) CPU, GPIO, MISC
26	PCH_IBEX(7)_POWER, GND
27	PCH_IBEX(8)_POWER, GND
28	PCH_SPI ROM, OTH
29	CLK_IC93LV3162
30	EC_IT8512(1/2)
31	EC_IT8512(2/2)KB, TP
32	RST_Reset Circuit
33	JMC251
34	LAN_RJ45
36	CODEC-ALC269
37	AUD_Amp & Jack
38	AUD_FM2010
40	CB_R5C833
41	CB_R5C833
42	CB_4in1 CardReader
43	CB_NewCard
44	BUG_Debug
45	CRT_LCD Panel
46	CRT_D-Sub
47	Display Port
48	TV_HDMI
50	FAN_Fan & Sensor
51	XDD_HDD & ODD
52	USB_USB Port *2
53	MINICARD(WLAN)
56	LED_Indicator
57	DSG_Discharge
60	DC_DC & BAT Conn.
61	BT_Bluetooth
64	TUN_TV Tuner
65	ME_Conn & Skew Hole
66	ESA_ESATA
67	PCH_XDP, ONFI
70	VGA_MXM
71	VGA_LVDS Switch
80	PW_VCORE(MAX17034)
81	PW_SYSTEM(MAX17020)
82	PW_I/O_VTT_CPU&+1.1VM
83	PW_I/O_DDR & VTT& +1.8VS
84	PW_I/O_3VM & ME_+VM_PWEVG
86	PW_+VGF_X_CORE(MAX17028)
88	PW_CHARGER(MAX17015)
90	PW_DETECT
91	PW_LOAD SWITCH
92	PW_PROTECT
93	PW_SIGNAL
94	PW_FLOWCHART

Clock Generator ICS9LV3162

VID controller

PWM Fan

Discharge Circuit

Reset Circuit

DC & BATT. Conn.

Skew Holes

PCH IBEX GPIO

PCH_IBEX GPIO	Use As	Signal Name	Internal & External Pull-up/down	Power
GPIO 00	GPO	-	-	+3VS
GPIO 01	GPO	-	INT TBD	+3VS
GPIO [2:5]	Native	-	EXT PU	+5VS
GPIO 06	GPO	-	INT TBD	+3VS
GPIO 07	GPI	USB30_SMIB	EXT PU	+3VS
GPIO 08	GPI	EC_SMI#	EXT PU & INT PU	+3VSUS
GPIO 09	Native	OC5#	EXT PU	+3VSUS
GPIO 10	Native	OC6#	EXT PU	+3VSUS
GPIO 11	GPI	EC_SCI#	EXT PU	+3VSUS
GPIO 12	Native	-	EXT PU	+3VSUS
GPIO 13	GPO	-	-	+3VSUS
GPIO 14	Native	OC7#	EXT PU	+3VSUS
GPIO 15	GPO	-	INT PD	+3VSUS
GPIO 16	GPO	DGPU_HOLD_RST#	EXT PU	+3VS
GPIO 17	GPI	DGPU_PWRGD_PCH	EXT PD	+3VS
GPIO 18	Native	CLK_REQ1#	EXT PU	+3VS
GPIO 19	GPO	-	-	+3VS
GPIO 20	Native	CLKREQ2_WLAN#_R	EXT PD	+3VS
GPIO 21	GPO	-	-	+3VS
GPIO 22	GPO	WLAN_BT_LED	EXT PD	+3VS
GPIO 23	Native	LPC_DRQ#1	-	+3VS
GPIO 24	GPO	-	-	+3VSUS
GPIO 25	Native	CLK_REQ3#	EXT PU	+3VSUS
GPIO 26	Native	CLK_REQ4#(USB 3.0)	EXT PU	+3VSUS
GPIO 27	Native	PCH_VRM_EN	INT WEAK PU	+3VSUS
GPIO 28	GPO	WLAN_ON	-	+3VSUS
GPIO 29	GPO	-	-	+3VSUS
GPIO 30	Native	ME_SusPwrDnAck	EXT PU	+3VSUS
GPIO 31	Native	ME_AC_PRESENT	EXT PU	+3VSUS
GPIO 32	Native	PM_CLKRUN#	EXT PU	+3VS
GPIO 33	GPI	PCH_SPI_OV_RW	INT WEAK PU	+3VS
GPIO 34	Native	STP_PCI#	EXT PU	+3VS
GPIO 35	Native	SATACLKREQ#	EXT PD	+3VS
GPIO 36	GPO	DGPU_PWR_EN#	EXT PU	+3VS
GPIO 37	GPI	DGPU_PRSN#	EXT PD	+3VS
GPIO 38	GPI	PCB_ID0	EXT PD	+3VS
GPIO 39	GPI	PCB_ID1	EXT PD	+3VS
GPIO 40	Native	USB_OC2#	EXT PU	+3VSUS
GPIO 41	Native	OC2#	EXT PU (Not used)	+3VSUS
GPIO 42	Native	OC3#	EXT PU (Not used)	+3VSUS
GPIO 43	Native	OC4#	EXT PU (Not used)	+3VSUS
GPIO 44	Native	CLK_REQ5#	EXT PU (Not used)	+3VSUS
GPIO 45	Native	CLK_REQ6#	EXT PU (Not used)	+3VSUS
GPIO 46	Native	CLK_REQ7#	EXT PU (Not used)	+3VSUS
GPIO 47	Native	PECLK_REQ#	EXT PU	+3VSUS
GPIO 48	GPO	-	EXT PU	+3VS
GPIO 49	GPO	PCH_TEMP_EN	EXT PU	+3VS
GPIO 50	Native	PCI_REQ1#	EXT PU (Not used)	+5VS
GPIO 51	Native	PCI_GNT1#	INT PU	+3VS
GPIO 52	GPO	DGPU_SELECT#	EXT PU	+5VS
GPIO 53	GPO	PCI_GNT2#	INT PU	+3VS
GPIO 54	GPO	-	-	+5VS
GPIO 55	Native	PCI_GNT3#	INT PU	+3VS
GPIO 56	Native	CLKREQ2_GLAN#_R	EXT PD	+3VSUS
GPIO 57	GPO	BT_ON	EXT PU (DIODE)	+3VSUS
GPIO 58	Native	SML1_CLK	EXT PU	+3VSUS
GPIO 59	Native	USB_OC01#	EXT PU	+3VSUS
GPIO 60	GPO	-	-	+3VSUS
GPIO 61	Native	PM_SUS_STAT#	-	+3VSUS
GPIO 62	Native	SUS_CLK	-	+3VSUS
GPIO 63	Native	PM_SLP_S5#	-	+3VSUS
GPIO 64	Native	CLK_OUT0	INT TBD	+3VS
GPIO 65	Native	CLK_OUT1	INT TBD	+3VS
GPIO 66	Native	EDID_SELECT#	INT TBD	+3VS
GPIO 67	Native	CLK_OUT3	INT TBD	+3VS
GPIO 72	GPO	PM_BATLOW#	EXT PU (Not used)	+3VSUS
GPIO 73	Native	CLK_REQ0#	EXT PU (Not used)	+3VSUS
GPIO 74	GPO	-	EXT PU (Not used)	+3VSUS
GPIO 75	Native	SML1_DATA	EXT PU	+3VSUS

EC IT8570

EC GPIO	Use As	Signal Name
GPA0	0	PWR_LED#
GPA1	0	CHG_LED#
GPA2	0	CHG_FULL_LED#
GPA3	-	-
GPA4	0	LCD_BL_PWM
GPA5	0	FAN0_PWM
GPA6	-	-
GPA7	-	-
GPB0	0	BATSEL_0
GPB1	0	BATSEL_1
GPB2	0	ME_AC_PRESENT
GPB3	IO	SMB0_CLK
GPB4	IO	SMB0_DAT
GPB5	0	A20GATE
GPB6	0	KB_RST#
GPB7	0	PM_RSMRST#
GPC0	0	CLK_UC
GPC1	IO	SMB1_CLK
GPC2	IO	SMB1_DAT
GPC3	0	PM_PWRBTN#
GPC4	I	AC_IN_OC#
GPC5	0	OP_SD#
GPC6	I	BAT1_IN_OC#
GPC7	-	-
GPD0	-	-
GPD1	I	PM_SUSC#
GPD2	I	BUF_PLT_RST#
GPD3	0	EC_SCI#
GPD4	0	EC_SMI#
GPD5	0	LCD_BACKOFF#
GPD6	I	FAN0_TACH
GPD7	I	HDMI_HPD
GPE0	-	-
GPE1	-	-
GPE2	-	-
GPE3	-	-
GPE4	I	PWR_SW#
GPE5	-	-
GPE6	I	LID_SW#
GPE7	-	-
GPFO	-	-
GPF1	0	VSUS_ON
GPF2	0	VTT_DRAM_PWR_SEL1
GPF3	0	VTT_DRAM_PWR_SEL2
GPF4	IO	TP_CLK
GPF5	IO	TP_DAT
GPF6	0	THRO_CPU
GPF7	0	PCH_SPI_OV
GPFO	I	ME_SusPwrDnAck_EC
PGP1	I	PM_SUSB#
PGP2	-	-
PGP6	-	-
GPHO	IO	PM_CLKRUN#
GPH1	0	VGA_DEEPIPLE (TBD)
GPH2	0	CHG_EN
GPH3	0	SUSC_EC#
GPH4	0	SUSB_EC#
GPH5	-	-
GPH6	0	CAP_LED#
GPI0	I	GPU_ALERT#
GPI1	I	SUS_PWRGD
GPI2	I	ALL_SYSTEM_PWRGD
GPI3	I	VRM_PWRGD
GPI4	I	PCH_TEMP_ENABLE
GPI5	I	CPU_VCORE_I_SEN
GPI6	I	DGPU_VCORE_I_SEN
GPI7	-	-
GPJ0	0	CPU_VRON
GPJ1	0	PM_PWRK
GPJ2	0	VSET_EC
GPJ3	0	ISET_EC
GPJ4	0	V_DA_EC/VCORE_SEL1
GPJ5	0	VCORE_SEL2


SM_BUS ADDRESS :

PCH Master	
SM-Bus Device	SM-Bus Address
Clock Generator(IC9LV3162)	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A4)
WiFi/WiMax	N/A
EC Master (SMB1)	
SM-Bus Device	SM-Bus Address
VGA Thermal IC(G781-1)	1001101x (9A)

PCIE 1	PCIE 2	PCIE 3	PCIE 4	PCIE 5	PCIE 6	PCIE 7	PCIE 8
	Minicard WLAN		USB 3.0		GLAN		

SATA 0	SATA HDD (1)
SATA1	SATA ODD


USB 0	USB Port (1)
USB 1	USB Port (2)
USB 2	USB Port (3)
USB 3	
USB 4	
USB 5	
USB 6	
USB 7	
USB 8	WLAN
USB 9	CMOS Camera
USB 10	
USB 11	
USB 12	Bluetooth
USB 13	



For Intel GFX display




SOCKET989

Stuff these resistors for disable IGPU








DRAMPWROK: (WW35 MoW)
Choose either one solution: -->Choose solution 2


- This pin should have an external pull-up of 1K Ohms to 10K Ohms to a rail of 1.05/1.1V which is ON in S0-S3
- Connect this pin through a voltage divider circuit; recommend 4.75K Ohms pull-up to DDR3 Power Rail (VDDQ) of +V1.5U and a 12K Ohms pull-down to ground to convert to processor's VTT level.



JTAG MAPPING







CFG strapping information:


CFG[1:0]: PCI Express Port Bifurcation:(Clarksfield Only)
 - 11 = 1 x 16 PEG (Default)
 - 10 = 2 x 8 PEG

CFG[3]: PCIe Static Numbering Lane Reversal.(Arrandale Only)
 - 1: Normal Operation (Default)
 - 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG[4]: Embedded DisplayPort Detection.(Arrandale Only)
 - 1: Disabled - No Physical Display Port attached to Embedded DisplayPort
 - 0: Enabled - An external Display Port device is connected to the Embedded Display Port

CFG[7]: Fixed for PCI Express 2.0 I/O specifications.(Clarksfield Only)
 - 1: Connected to GND with 3.0k Ohm/5% resistor for a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact Arrandale functionality.
 - 0: Unmount if Intel has fixed this issue.

Note: (Auburndale)Hardware Straps are sampled on the asserting edge of VCCPWRGOOD_0 and VCCPWRGOOD_1 and latched inside the processor.
 Note: (Clarksfield)Hardware Straps are sampled after RSTIN# de-assertion.



CFG strapping information:

For Arrandale

CFG[2:0]: - Reserved configuration pins. Test points may be placed on these pins on a common motherboard design.

CFG[3] - PCI Express* Static Lane Numbering Reversal. Lane Reversal will be applied across all 16 Lanes.

- 1: No lane reversal
- 0: Reversal

CFG[4] - Embedded DisplayPort Detection: This is used to detect the presence of a device on the Embedded DisplayPort.

CFG[17:5] - Reserved configuration pins.

Note: Hardware straps are sampled on the asserting edge of VCCPWRGOOD_0 and VCCPWRGOOD_1 and latched inside the processor.

For Clarksfield

CFG[1:0] - PCI Express* Port Bifurcation:

- 11 = 1 x16 PEG
- 10 = 2 x8 PEG

CFG[2] - Reserved Configuration pins.

CFG[3] - Reserved (Used by Arrandale Pprocessors for PCI Express* Static Lane Numbering Reversal)

CFG[11:4] - Reserved configuration pins.



CFG[12] - N/A on Clarksfield processors.

CFG[17:13] - Reserved configuration pins.


Note: Hardware straps are sampled after RSTIN# de-assertion.

ASUS Title : CPU(3)_CFG,RSVD,GND
 ASUSTeK COMPUTER INC. NBI Engineer: JAY_TSAI
 Size | Project Name | Rev
 C | K42Jv | 1.01
 Date: Thursday, February 11, 2010 Sheet 5 of 96

Main Board



CPU XDP connector



Update 1105 (R2.0)

5

4

3

2

1

D

D

C


C


B


B


A


A


		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	8 of 96





		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	9 of 96





		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	10 of 96




		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	11 of 96



		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	12 of 96



		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	13 of 96

5

4

3

2

1

D

D

C

C

B

B

A

A



Title :

ASUSTeK COMPUTER INC. NB6

Engineer:

Size	Project Name	Rev
A	K42Jv	1.01

Date: **Thursday, February 11, 2010**

Sheet **14** of **96**

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A



Title :

ASUSTeK COMPUTER INC. NB6

Engineer:

Size
A

Project Name
K42Jv

Rev
1.01

Date: Thursday, February 11, 2010

Sheet 15 of 96


5

4


3

2


1




REV 9.2mm




Layout Note: Place these caps near SO DIMMS



STD 5.2mm



SMBus Slave Address: A4H



5

4

3

2

1

D

D

C


C

B

B

A

A

		Title DDR3 CA_DQ VOLTAGE	
ASUSTeK COMPUTER INC. NBS		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	18 of 85

5

4

3

2

1

Table 2-28. Functional Strap Definitions (Sheet 1 of 5)

Signal	Usage	When Sampled	Comment
SPKR	No Reboot	Rising edge of PWROK	The signal has a weak internal pull-down. Note: the internal pull-down is disabled after PLTRST# de-asserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (the PCH will disable the TCO Timer system reboot feature). The status of this strap is readable using the NO_REBOOT bit (Chipset Config Registers: Offset 3410h:bit 5).
INIT3_3V#	Reserved	Rising edge of PWROK	This signal has a weak internal pull up. Note: the internal pull-up is disabled after PLTRST# de-asserts. NOTE: This signal should not be pulled low.
GNT[3]#/GPIO[55]	Top-Block Swap Override	Rising edge of PWROK	The signal has a weak internal pull-up. Note: the internal pull-up is disabled after PCIRST# de-asserts. If the signal is sampled low, this indicates that the system is strapped to the "topblock swap" mode (the PCH inverts A16 for all cycles targeting BIOS space). The status of this strap is readable using the Top Swap bit (Chipset Config Registers: Offset 3414h:bit 0). Note that software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
INTVRMEN	Integrated 1.05 V VRM Enable / Disable	Always	Integrated 1.05 V VRMs is enabled when high. NOTE: This signal should always be pulled high.

Table 2-28. Functional Strap Definitions (Sheet 2 of 5)

Signal	Usage	When Sampled	Comment
GNT1# / GPIO51	Boot BIOS Strap bit [1] BBS[1]	Rising edge of PWROK	This signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts. This field determines the destination of accesses to the BIOS memory range. Also, controllable using Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:bit 11). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap. Bit11 Bit 10 Boot BIOS Destination 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC NOTE: If option 00 LPC is selected, BIOS may still be placed on LPC; however, all platforms with the PCH require SPI flash connected directly to the PCH SPI bus with a valid descriptor in order to boot. NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Intel® Management Engine or Integrated GbE LAN.

Table 2-28. Functional Strap Definitions (Sheet 5 of 5)

Signal	Usage	When Sampled	Comment
SDVO_CTRLDA TA	Digital Display Port (Port B)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port B is enabled when sampled high. When sampled low Port B is Disabled.
DDPC_CTRLDA TA	Digital Display Port (Port C)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port C is enabled when sampled high. When sampled low Port C is Disabled.
DDPD_CTRLDA TA	Digital Display Port (Port D)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port D is enabled when sampled high. When sampled low Port D is Disabled.

Table 2-28. Functional Strap Definitions (Sheet 3 of 5)


Signal	Usage	When Sampled	Comment
GNT[0]#	Boot BIOS Strap bit [0] BBS[0]	Rising edge of PWROK	This Signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts. This field determines the destination of accesses to the BIOS memory range. Also, controllable using Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap. Bit11 Bit 10 Boot BIOS Destination 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC NOTE: If option 00 LPC is selected, BIOS may still be placed on LPC; however, all platforms with the PCH require SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot. NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GbE LAN.
GNT2# / GPIO53	ESI Security (Server Only)	Rising edge of PWROK	This Signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts. Tying this strap low configures DMI for ESI compatible operation. NOTE: ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
NV_ALE	Reserved	Rising edge of PWROK	This signal has a weak internal pull down. NOTE: This signal should not be pulled high.

Table 2-28. Functional Strap Definitions (Sheet 4 of 5)

Signal	Usage	When Sampled	Comment
HDA_DOCK_EN#/GPIO[33]	Flash Descriptor Security Override/ ME Debug Mode	Rising edge of PWROK	Signal has a weak internal pull-up. If strap is sampled high, the security measures defined in the Flash Descriptor will be in effect (default). If sampled low, the Flash Descriptor Security will be overridden. This strap should only be asserted low using external pull down in manufacturing/debug environments ONLY. NOTE: Asserting the GPIO33 low on the rising edge of PWROK will also halt Intel® Management Engine after chipset bringup and disable runtime Intel® Management Engine features. This is a debug mode and must not be asserted after manufacturing/debug.
SP1_MOSI	TPM Functionality Disable	Rising edge of MEPWROK	This signal has a weak internal pull-down resistor. This signal must be sampled low.
NV_CLE	DMI Termination Voltage	Rising edge of PWROK	This signal has a weak internal pull-down.
HDA_SDO	Reserved	Rising edge of RSMRST#	This signal has a weak internal pull down. NOTE: This signal should not be pulled high.
GPIO8	Reserved	Rising edge of RSMRST#	This signal has a weak internal pull up. Note that the weak internal pull-up is disabled after RSMRST# de-asserts. NOTE: This signal should not be pulled low.
GPIO27	Reserved	Rising edge of RSMRST# pin	This signal should be left as a No Connect.
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select	Rising edge of RSMRST# pin	This signal has a weak internal pull down. On-Die PLL VR is supplied by 1.5 V when sampled high; 1.8 V when sampled low.
GPIO15	Reserved	Rising edge of RSMRST# pin	Low = Intel® Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High = Intel® Management Engine Crypto TLS cipher suite with confidentiality This signal has a weak internal pull down. NOTE: A strong pull up may be needed for GPIO functionality.
L_DDC_DATA	LVDS	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. LVDS is enabled when sampled high. When sampled low LVDS is Disabled.

Request by CSC for CMOS clear function




CMOS Settings		JRST2001		TPM Settings		JRST2002	
Clear CMOS	Shunt	Clear ME RTC Registers	Shunt	Clear ME RTC Registers	Shunt	Clear ME RTC Registers	Shunt
Keep CMOS	Open (Default)	Keep ME RTC Registers	Open (Default)	Keep ME RTC Registers	Open (Default)	Keep ME RTC Registers	Open (Default)



DG2_0 P297
RTRCRST# and SRTCST# can not be shorted together

Strap information:



	B	L
ACZ_SYNC# Select VCCVRR 1.5V or 1.8V (IPU)	1.5V	1.8V
SB_SPKR: No reboot strap (IPD)	No reboot	Disable No reboot
PCH_SPI_OV_RW: (IPU)	No Flash ME FW	Flash ME FW
SPI_SI: IIPM strap. (IPD)	Enable	Disable
PCH_INTVRMEN Integrated 1.05 V VMM Enable /Disable	Enable	Disable







SATA2,3:
EDS 1.0: SATA port2,port3 may not be available in all PCH SKUs.

R2007 for EA SATA fail


PCH SPI ROM





Note: Place these resistors near to PCIe Slots

PCH CLKREQ Setting:
Not connected to device.




R2120: For Xtal measurement

DG2.0 Section 4.2.4.1: Added 25-MHz Crystal routing guideline. All Mobile Intel® 5 Series Chipset-based Integrated Graphics platforms are required to use a 25-MHz crystal on the PCH XTAL25_IN/OUT to enable the PCH to generate the display clocks. Display Clock generation is integrated into the PCH.

Integrated Graphics platforms that implement DVI/DP/HDMI/e-DP are required to use Display Clock Integration (DCI) (25M crystal to generate PCH display clocks) to improve signal integrity and mitigate risk of electrical compliance and associated functional failures.

WW35 Update: Integrated Graphics platforms that use only iVDS and/or VGA Displays may use Buffer Through Mode (BTM) and leave 25-MHz crystal and RC components unconnected.

pre-ES1 not support
Reversal Feature



R1.1,item L15






Table 112. Intel ME-EC Interaction Signal List with and without M3 Support

Signal Name	Platform with M3 Support (e.g., Intel® AMT)	Platform without M3 Support (Intel® ME Ignition Firmware)
SUS_PWR_DN_ACK (GPIO30)	Required	Required
ACPRESENT (GPIO31)	Required	Required Note: Optional if Intel ME FW is Intel® ME Ignition Firmware
SLP_M#	Required	Optional (Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_M# becomes required from Intel® ME-EC perspective.
SLP_S3#	Optional	Required Note: If SLP_M# is routed from PCH to EC, then SLP_S3# can be optional from Intel ME-EC perspective

NOTE: Optional means that these signals are optional from Intel ME-EC interaction point of view. However, they are platform critical signals and are still required to be routed on the platform.

ME Ignition Firmware is for 2MB SPI core, only PM55 can support on it.



LVDS Disable: (For discrete graphic)

- NC:
 - LVDSA_DATA [3:0], LVDSA_DATA# [3:0],
 - LVDSA_CLK, LVDSA_CLK#, LVDSB_DATA [3:0],
 - LVDSB_DATA# [3:0], LVDSB_CLK, LVDSB_CLK#
 - L_VDD_EN, L_BKLTEN, L_BKLTCTL, LVD_VREFH
 - LVD_VREFL, LVD_IBG, LVD_VBG
- Connected to GND:
 - VccALVDS, VccTX_LVDS


CRT Disable: (For discrete graphic)

- NC:
 - CRT_RED, CRT_GREEN, CRT_BLUE
 - CRT_HSYNC, CRT_VSYNC
- 1-kΩ ±0.5% pull-down to GND:
 - DAC_IREF
- Connected to GND:
 - CRT_ITRN
- Connect to +V3.3:
 - VCCADAC

CRB R0.9, DG R0.8: 1k±/-0.5%

Intel checklist recommend:
1.02K PD resistor to 0.5%






















PCBID

PCB_ID1	PCB_ID0
SR 0	0
SR 1	1
PR 1	0

All GPIOs are reset to the default state by CP9h reset except GPIO24.
 GPIO 27=Enable VCCVRM Low=disable. Default internal pull up.

POWER按照提供的default值調節電壓





















HDA_SYNC: Select VCCVRM 1.5V or 1.8V (IPD)
 Low: 1.8V
 High: 1.5V

GPIO27 NC:enable internal regulator for:
 VccAClk VccapllEXP
 VccFDIPLL VccSATAPLL

Update 1105 (R2.0)








BCLK	FSLC
133	0
100	1

ER-13
PR-01

C.G. ICS9LVS3162 (06G011610011) B ver.

ICS9LRS3197 output with integrated 33ohm series resistor





COLAY POWER +1.5VS
for low power core
9LVS3162


3.3V->ICS9LRS3197
1.5V->ICS9LRS3162

Layout note:
VDD_3.3: 5pin -->0.1uF to each pin
VDD_IO : 2pin -->0.1uF to each pin


place on LPC_EC bus




Update 1105 (R2.0)




Update 1105 (R2.0)




Update 1105 (R2.0)




Update 1105 (R2.0)




Update 1105 (R2.0)



Update 1105 (R2.0)




Update 1105 (R2.0)




Update 1105 (R2.0)








Update 1105 (R2.0)




Update 1105 (R2.0)




Update 1105 (R2.0)




TouchPad




1.0 EMI test need mount C3133 and C3134



Keyboard Connector



EMI Request




<Variant Name>

Thermal Policy


Input 1(sensor)

Input 2(thermtrip)




Output (shut down)


POWER GOOD DETECTOR




GPU Thermal Sensor



CPU Thermal Sensor




PWM Fan




ASUS		Title : FAN_Thermal	
ASUSTeK COMPUTER INC		Engineer: JAY_TSAI	
Size	Project Name	Rev	
Custom	K42Jv	108	
Date: Thursday, February 11, 2010		Sheet 33 of 96	





<Variant Name>

		Title :
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
Custom	K42Jv	108
Date: <u>Thursday, February 11, 2010</u>		Sheet 34 of 96


Update 11.08 (R2.0)





Close to pin1,9



Place next to pin 39,45




For EMI





ANALOG MOAT

Update 11.08 (R2.0)




PIN28 , PIN31 MODIFY




PC BEEP








EXT. MIC



INTERNAL MIC



SPEAKER




For 4 ring headset device:
MGRl:mount R3746,R3743
MGRl:mount R3744,R3745

MGRl device must change PHONE JACK, when you use.

ASUS PN : 12G140011074


HP and MIC


Internal MIC and AMP



Main Board


		Title :
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI
Size C	Project Name K42Jv	Rev 1.01
Date: Thursday, February 11, 2010		Sheet 38 of 95




		Title : AUD ****	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	39 of 96



<Variant Name>


		Title : ***	
ASUSTek Computer Inc.		Engineer: JAY_TSAI	
Size	Project Name		Rev
A3	K42Jv		1.0G
Date: Thursday, February 11, 2010		Sheet 40 of 96	

Reference Resistance







D3E Enable/Disable



R3309	R3308	D3E
Unmount	Mount	Enable
Mount	Unmount	Disable





- 21 PCH_C_LAN_N
- 21 PCH_C_LAN_P
- 21 PCH_TX_LAN_P
- 21 PCH_TX_LAN_N
- 21 PCH_RX_LAN_N
- 21 PCH_RX_LAN_P






Card Insert: Pin.10 and Pin.12 are Shorted.
 Card not Insert: Pin.10 and Pin.12 are Opened.
 Write Protect: Pin.11 and Pin.12 are Opened.
 Write Enable: Pin.11 and Pin.12 are Shorted.



Switch Regulator



Serial EEPROM



5

4

3

2

1

D

D

C


C

B

B

A

A

		Title : ***	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name		Rev
Custom	K42Jv		1.3
Date: Thursday, February 11, 2010		Sheet	42 of 99

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B


B








A

A





		Title : ***	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	43 of 95

LPC Debug Port





Main Board



5

4

3

2

1

D

D

C


C







B

B


A



A

		Title : ***	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	47 of 95




Main Board


		Title : TV ****	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	49 of 95





ODD




HDD (1st)






0125 Add 8 pin WtoB connector





PR-07




0120 Connector rotate 180度・右邊pin define上下交換
0122 Remove RTC_BAT

Main Board


		Title : S10 ****	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	55 of 96




Charge LED




Cap. Lock LED



PWR LED




HDD LED



WLAN LED

Change LED part number


Remove +2.5Vs is for ATI GFX






Main Board

		Title : PCI ****
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI
Size C	Project Name K42Jv	Rev 1.01
Date: Thursday, February 11, 2010		Sheet 56 of 95

Main Board

		Title : DJ_****	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	59 of 95






BLUETOOTH

Main Board

		Title : TPM_****	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	62 of 95

Main Board

		Title : ***	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	63 of 95

5

4

3

2

1

D

D

C

C

B

B


A

A


		Title : ***	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	64 of 95

Main Board


For CPU




For GPU




For 橢圓定位孔



HHD 呼吸孔





5

4

3

2

1

D

D

C

C

B

B

A

A

		Title :***	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	67 of 96

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title :OTH_LCM
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI
Size C	Project Name K42Jv	Rev 1.01
Date: <u>Thursday, February 11, 2010</u>		Sheet <u>68</u> of <u>96</u>

5

4

3

2

1

D

D

C


C



B

B


A

A


		Title :0TH_GAME-LED*****	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	69 of 96











ASUS		Title : VENTURA	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY TSAI	
Size A4	Project Name K42JV		Rev 1.0
Date: Thursday, February 11, 2010		Sheet	70 of 96








Un check
(PARK PECLK_REQ# change pull low, or not)
(check power team is supported VAXG_CLK_EN#)



PEX => Processor to dGPU
EXP => dGPU to Processor



N1P-GS1
part number 02C190017103





Test mode: could be connect to Gnd, for not using testmode

U7100B

FBAD00	L32	FBA D00
FBAD01	N33	FBA D01
FBAD02	L33	FBA D02
FBAD03	N33	FBA D03
FBAD04	N35	FBA D04
FBAD05	P35	FBA D05
FBAD06	P35	FBA D06
FBAD07	P34	FBA D07
FBAD08	K30	FBA D08
FBAD09	K35	FBA D09
FBAD10	K34	FBA D10
FBAD11	K30	FBA D11
FBAD12	H34	FBA D12
FBAD13	G33	FBA D13
FBAD14	G33	FBA D14
FBAD15	E33	FBA D15
FBAD17	F30	FBA D17
FBAD18	G30	FBA D18
FBAD19	G32	FBA D19
FBAD20	K30	FBA D20
FBAD21	K32	FBA D21
FBAD22	H30	FBA D22
FBAD23	K31	FBA D23
FBAD24	L31	FBA D24
FBAD25	L30	FBA D25
FBAD26	M32	FBA D26
FBAD27	N30	FBA D27
FBAD28	M30	FBA D28
FBAD29	P31	FBA D29
FBAD30	R32	FBA D30
FBAD31	R30	FBA D31
FBAD32	AC30	FBA D32
FBAD33	AG32	FBA D33
FBAD34	AH31	FBA D34
FBAD35	AC31	FBA D35
FBAD36	AE30	FBA D36
FBAD37	AC30	FBA D37
FBAD38	AC34	FBA D38
FBAD39	AD30	FBA D39
FBAD40	AN31	FBA D40
FBAD41	AL31	FBA D41
FBAD42	AM33	FBA D42
FBAD43	AK30	FBA D43
FBAD44	AK30	FBA D44
FBAD45	AK32	FBA D45
FBAD46	AJ30	FBA D46
FBAD47	AH30	FBA D47
FBAD48	AH33	FBA D48
FBAD49	AH36	FBA D49
FBAD50	AH34	FBA D50
FBAD51	AH32	FBA D51
FBAD52	AI33	FBA D52
FBAD53	AL35	FBA D53
FBAD54	AM34	FBA D54
FBAD55	AM35	FBA D55
FBAD56	AE33	FBA D56
FBAD57	AE34	FBA D57
FBAD58	AE35	FBA D58
FBAD59	AE34	FBA D59
FBAD60	AE30	FBA D60
FBAD61	AE30	FBA D61
FBAD62	AB32	FBA D62
FBAD63	AC35	FBA D63




FBVDDQ +1.5VS:3920 mA

Place Near GPU



U7201

FBA_CKD0	Y32	FBA_CKE_L
FBA_CKD1	W31	FBA_A8
FBA_CKD2	L31	FBA_CS0_LF
FBA_CKD3	Y32	FBA_A7
FBA_CKD4	AR35	FBA_A2
FBA_CKD5	AR34	FBA_A1
FBA_CKD6	W35	FBA_A3
FBA_CKD7	W33	FBA_A0
FBA_CKD8	T34	FBA_BA1
FBA_CKD9	T35	FBA_A9
FBA_CKD10	Y30	FBA_BA0
FBA_CKD11	Y34	FBA_BA2
FBA_CKD12	Y32	FBA_A5
FBA_CKD13	AA30	FBA_A4
FBA_CKD14	AA32	FBA_ODT_H
FBA_CKD15	Y33	FBA_A4
FBA_CKD16	Y32	FBA_A1
FBA_CKD17	Y32	FBA_A1
FBA_CKD18	Y31	FBA_WE#
FBA_CKD19	Y35	FBA_A10
FBA_CKD20	W34	FBA_A12
FBA_CKD21	Y30	FBA_RAS#
FBA_CKD22	U33	FBA_ODT_L
FBA_CKD23	L33	FBA_A6
FBA_CKD24	AR30	FBA_CKE_H
FBA_CKD25	AR31	FBA_RST
FBA_CKD26	T33	FBA_A14
FBA_CKD27	W29	FBA_A15





U7201

FBA_VREF_CA0	M8	VREFCA
FBA_VREF_DO0	H1	VREFDQ
FBA_A0	N3	FBA0
FBA_A1	P1	FBA1
FBA_A2	P3	FBA2
FBA_A3	N2	FBA3
FBA_A4	P4	FBA4
FBA_A5	P2	FBA5
FBA_A6	R8	FBA6
FBA_A7	R2	FBA7
FBA_A8	R8	FBA8
FBA_A9	R7	FBA9
FBA_A10	L3	FBA10
FBA_A11	R7	FBA11
FBA_A12	N7	FBA12
FBA_A13	T3	FBA13
FBA_A14	T7	FBA14
FBA_A15	M7	FBA15
FBA_BA0	M2	BA0
FBA_BA1	N8	BA1
FBA_BA2	M8	BA2
FBA_CLK0	J7	CK0
FBA_CLK0#	K7	CK0#
FBA_CKE_L	K9	CKE/CKEO
FBA_ODT_L	K1	ODT/ODT0
FBA_CS0_LF	L2	CS#/#CS#0#
FBA_RAS#	L1	RAS#
FBA_CAS#	K3	CAS#
FBA_WE#	K3	WE#
FBA_DQS_WP0	F3	DQSL
FBA_DQS_WP1	C7	DQSU
FBA_DQ0	E7	DQ0
FBA_DQ1	D8	DMU
FBA_DQ2	G3	DQSL#
FBA_DQ3	B7	DQSU#
FBA_RST	T2	RESET#
ZQ/ZO0	L8	ZQ/ZO0
NC/ODT1	J1	NC/ODT1
NC/CS1#	J2	NC/CS1#
NC/ZQ1	J3	NC/ZQ1
VSS01	B1	VSS01
VSS03	G1	VSS03
VSS08	E2	VSS08
VSS05	D8	VSS05
VSS04	E8	VSS04
VSS06	F8	VSS06
VSS02	F9	VSS02
VSS07	G9	VSS07
VSS09	G9	VSS09


U7203










FBA_VREF_CA1	M8	VREFCA
FBA_VREF_DO1	H1	VREFDQ
FBA_A12	N3	FBA12
FBA_A2	P1	FBA2
FBA_A1	P3	FBA1
FBA_BA1	N2	BA1
FBA_A5	P4	FBA5
FBA_A4	P2	FBA4
FBA_A7	R8	FBA7
FBA_A6	R2	FBA6
FBA_A8	R8	FBA8
FBA_A9	R7	FBA9
FBA_A11	R7	FBA11
FBA_WE#	L7	WE#
FBA_A9	R7	FBA9
FBA_A0	N7	FBA0
FBA_A14	T3	FBA14
FBA_A13	T7	FBA13
FBA_A15	M7	FBA15
FBA_BA0	M2	BA0
FBA_A3	N8	BA1
FBA_A15	M7	BA2
FBA_CLK1	J7	CK1
FBA_CLK1#	K7	CK1#
FBA_CKE_H	K9	CKE/CKEO
FBA_ODT_H	K1	ODT/ODT0
FBA_CS0_HF	L2	CS#/#CS#0#
FBA_RAS#	L1	RAS#
FBA_CAS#	K3	CAS#
FBA_A10	L3	WE#
FBA_DQS_WP4	F3	DQSL
FBA_DQS_WP5	C7	DQSU
FBA_DQ4	E7	DQ0
FBA_DQ5	D8	DMU
FBA_DQ6	G3	DQSL#
FBA_DQ7	B7	DQSU#
FBA_RST	T2	RESET#
ZQ/ZO0	L8	ZQ/ZO0
NC/ODT1	J1	NC/ODT1
NC/CS1#	J2	NC/CS1#
NC/ZQ1	J3	NC/ZQ1
VSS01	B1	VSS01
VSS03	G1	VSS03
VSS08	E2	VSS08
VSS05	D8	VSS05
VSS04	E8	VSS04
VSS06	F8	VSS06
VSS02	F9	VSS02
VSS07	G9	VSS07
VSS09	G9	VSS09




U7204

FBA_VREF_CA1	M8	VREFCA
FBA_VREF_DO1	H1	VREFDQ
FBA_A12	N3	FBA12
FBA_A2	P1	FBA2
FBA_A1	P3	FBA1
FBA_BA1	N2	BA1
FBA_A5	P4	FBA5
FBA_A4	P2	FBA4
FBA_A7	R8	FBA7
FBA_A6	R2	FBA6
FBA_A8	R8	FBA8
FBA_A9	R7	FBA9
FBA_A11	R7	FBA11
FBA_WE#	L7	WE#
FBA_A9	R7	FBA9
FBA_A0	N7	FBA0
FBA_A14	T3	FBA14
FBA_A13	T7	FBA13
FBA_A15	M7	FBA15
FBA_BA0	M2	BA0
FBA_A3	N8	BA1
FBA_A15	M7	BA2
FBA_CLK1	J7	CK1
FBA_CLK1#	K7	CK1#
FBA_CKE_H	K9	CKE/CKEO
FBA_ODT_H	K1	ODT/ODT0
FBA_CS0_HF	L2	CS#/#CS#0#
FBA_RAS#	L1	RAS#
FBA_CAS#	K3	CAS#
FBA_A10	L3	WE#
FBA_DQS_WP7	F3	DQSL
FBA_DQS_WP8	C7	DQSU
FBA_DQ4	E7	DQ0
FBA_DQ5	D8	DMU
FBA_DQ6	G3	DQSL#
FBA_DQ7	B7	DQSU#
FBA_RST	T2	RESET#
ZQ/ZO0	L8	ZQ/ZO0
NC/ODT1	J1	NC/ODT1
NC/CS1#	J2	NC/CS1#
NC/ZQ1	J3	NC/ZQ1
VSS01	B1	VSS01
VSS03	G1	VSS03
VSS08	E2	VSS08
VSS05	D8	VSS05
VSS04	E8	VSS04
VSS06	F8	VSS06
VSS02	F9	VSS02
VSS07	G9	VSS07
VSS09	G9	VSS09








CRT (DAC/A)



- 470pF*1 (0402) X7R
- 4700pF*1 (0402) X7R
- 100nF*3 (0402) X7R
- 1uF*1 (0402) X5R
- 4.7uF*1 (0603) X5R

DAC/B NO USE




Ask to FAE if necessary or not

PEGATRON Title : DACs, CLK GEN
Engineer: Frank_Ma

BU21HW2	Project Name	Rev
C	K42Jv	1.0
Date: Thursday, February 11, 2010		Sheet 74 of 97


GPU	IFP A	IFP B	IFP C	IFP D
GB1-128	LVDS (Single Link)	LVDS (Dual Link)	HDMI	DisplayPort (unused)

LVDS (IFPAB)




Follow K42Jr and NV pull up 4.7k ohm to 3.3 (please chenk page 49)

HDMI (IFPC)






0.1uF*2 (0402) for NV DG suggestion
1uF*1 (0402)
4.7uF*1 (0603)

DP (IFPD)



IFPEF is unused





HDCC
Mount when these are unused



I2CH HDCP Interface

For N11x (40 nm), an external HDCP ROM is not required. HDCP functionality is embedded in the GPU. External connections are not required to support HDCP.

Strap

Check with FAE

Pull up (GPU type) -- R7615
N11P-GS1 (40nm) => 45.3K ohm





Pull down (Memory type)
N11 64*16 DDR3
SAMSUNG => 20K (R7642)
HYNIX => 15K (R7636)

Table 13-5. Multilevel Strapping Options

Physical Strapping Pin	Power Rail	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SO	VDD33	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	VDD33	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	VDD33	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	VDD33	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	VDD33	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	VDD33	USER[3]	USER[2]	USER[1]	USER[0]

GPIO






I2C ASSIGNMENTS

- I2CA: CRT --3V
- I2CB: N/A
- I2CC: LVDS (EDID)
- I2CS: Slave for GPU internal thermal
- I2CH: HDCC
- IFPC_AUX_I2CW: HDMI --3 V
- IFPD_AUX_I2CX: DP --3 V
- IFPE_AUX_I2CY: N/A
- IFPF_AUX_I2CZ: N/A

GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	n/a	n/a	P.75
1	IN	-	IFPC HPD-C (HDMI) p.75
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	-	NVDD VID 0
6	OUT	-	NVDD VID 1
7	OUT	-	NVDD VID 2
8	I/O	LOW	OVERT THERMAL ALERT
9	I/O	LOW	MEM_VID FWR_CRT1
10	OUT	-	Memory VREF switch
11	I/O	LOW	SLI raster sync
12	IN	-	AC DETECT
13	OUT	-	MEM_VID
14	OUT	-	FWR_CRT1
15	IN	-	IFPE HPD-E
16	OUT	-	FAN_PWM
17	IN	-	Reserved
18	IN	-	Reserved
19	IN	-	IFPD HPD-D (DP) P.75
20	IN	-	Reserved
21	IN	-	IFPF HPD-F
22	IN	-	SLI swap ready signal
23	I/O	-	



- 4700pF*2 (0402) X7R
 - 0.01uF*6 (0402) X7R
 - 0.022uF*4 (0402) X7R
 - 0.047uF*3 (0402) X7R
 - 0.22uF*2 (0603) X7R
 - 1uF*1 (0603) X5R
 - 4.7uF*1 (0603) X5R
- for NV DG suggestion
- 0.1uF*15 (0402) X5R
 - 0.22uF*2 (0603) X7R @
 - 1uF*1 (0603) X5R
 - 4.7uF*1 (0603) X5R
- We use

5

ER Modify list:

4

3


2


PR Modify list:

1

- ER-01 : For VTT Power adjustable and DRAM power fix
- ER-02 : Exchange PIN 2 and PIN 3 connection and Power rail change from +3VS to +5VS.
- ER-03 : Add /Ven lable for Ventura option.
- ER-04 : According GPU strap define setting to P.D.
- ER-05 : LCD backlight control change to accord DESIGN IP.
- ER-06 : Change R2404 to 330HM for EA measurement.
- ER-07 : Unmount External thermal sensor change to use DGPU internal thermal sensor.
- ER-08 : According for VTT power default setting.
- ER-09 : To change from +1.8VSG to +1.5VSG.
- ER-10 : PCB ID change from SR to ER setting.
- ER-11 : ALC269 ver B. must add 10K P.U for PD# pin.
- ER-12 : Modify Crystal Rd location and add /USB30 lable.
- ER-13 : For Smart33 Down freq. and reserve over clock design.
R2933 mount 4.7K 0603 at ER stage.
- ER-14 : Modify power rail to +5VS_AUDIO.
- ER-15 : R3631 change from 10K to 0R.
- ER-16 : Setting DGPU Vcore default power to 0.8V.
- ER-17 : Unmount R7520,R7521 from vendor suggestion.
- ER-18 : Reserve vendor solution add 0R for bypass other circuit.
- ER-19 : Change USB port to 2.0 connector and design only for USB 2.0.
- ER-20 : For line-in channel ,HP jack sensor must change to 10K.
- ER-22 : To resolve "3622146 A Voltage Spike on Graphics Core Rail (Vaxg) to 1.5V seen during system shutdown"change from 4.7K to 470 OHM.
- ER-23 : Follow Design IP,change to P.D.
- ER-24 : Change mount for smart 33 control Vcore power.
- For cost down and short jump ,Please search "C.D"


- PR-01 : Change R2933 to 10K 0402.
- PR-02 : Mic bias voltage change from +5VS_AUDIO to CODEC's PIN28(integrated regulator).To avoid MIC noise by drity power.
- PR-03 : Change R3631 from 0R to short jump.
- PR-04 : Add level shift circuit.
- PR-05 : Del RN9250.
- PR-06 : Add for pop and click sounds.
- PR-07 : Change for B to B re-design.(copy from K42JC schematic)
- PR-08 : EMI/ESD request.
- PR-09 : Add MGRL of headset device design.
- PR-10 : According to vendor suggestion.(45K change to 45.3K)
- PR-11 : Bypass INT. MIC amplifier.
- PR-12 : VTT,+1.5V,VCORE power set to default normal power rails.
- PR-13 : Codec IC(ALC269) change from VB2 to VB5.
- PR-14 : PCB ID change from ER to PR setting.






Power stage	
+5VSUS:	+3VSUS:
1. I/P Current: $I_{in} = V_o / I_o / (0.75 \cdot V_{in}) = 1.75A$	1. I/P Current: $I_{in} = V_o / I_o / (0.75 \cdot V_{in}) = 0.8A$
2. Ripple Current: $I_{rip} = 2.63A$	2. Ripple Current: $I_{rip} = 1.13A$
3. Dynamic: $I_{peak} = 5A$ $ESR / 1 = 1.5m\Omega$ $V = 75mV$	3. Dynamic: $I_{peak} = 3.3A$ $ESR / 1 = 1.5m\Omega$ $V = 49.5mV$
4. Inductor Spec: $I_{sat} = 13.5A$ $I_{dc} = 6A$ $DCR = 30m\Omega$	4. Inductor Spec: $I_{sat} = 13.5A$ $I_{dc} = 6A$ $DCR = 30m\Omega$
5. MOSFET Spec: H-side MOSFET: SI7326	
Rds(ON) = 30mΩ (Vgs = 4.5V) I cont = 6.5A (T = 25°C) I peak = 10A (Pause = 10us)	
L-side MOSFET: 7326	
Rds(ON) = 30mΩ (Vgs = 4.5V) I cont = 6.5A (T = 25°C) I peak = 10A (Pause = 10us)	

Controller	
+5VSUS:	+3VSUS
1. Voltage & Current: +5VSUS: 5V & 3A	1. Voltage & Current: +3VSUS: 3.3V & 3A
2. Frequency: F = 400KHZ	2. Frequency: F = 500KHZ
3. OCP: Set PR8701 = 200Kohm $I_{ocp} = R_{ocp} / R_{ds(on)} * 1000000 = 6.6A$	3. OCP: Set PR8703 = 200Kohm $I_{ocp} = R_{ocp} / R_{ds(on)} * 1000000 = 6.6A$
4. Soft start time: The Soft Star duration is 2ms	4. Inrush Current: $C_{total} = 66\mu F$ $I_{inrush} = 0.109A$
5. Inrush Current: C total = 88 uF I inrush = 0.22 A	





PWRCNTL_1	PWRCNTL_0	VGA_VCORE
0	0	0.801V
0	1	0.852V
1	0	0.901V
1	1	0.952V


Controller

- 1. Voltage & Current:**
+1.2VSUS: 16A
- 2. Frequency:**
Ton=3.85p* $R_{t(on)}$ /Vin-05=0.3us
Frequency=Vout/(Vin* T_{on})=500KHZ
- 3. Soft start time:**
Soft-Star duration is 1.35ms
- 5. Inrush Current:**
C total =220UF
I inrush=0.163A

Set PR8107=21.5kohm
Iocp=Rocp*20/Rds(on)=26A

Power stage

- 1. I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 0.85A$
- 2. Ripple Current:**
Ripple=3.74A
- 3. ripple voltage:**
 $I_{peak} = (v_{in} - v_o) \cdot D / (L \cdot F_{sw}) = 2.07A$
DCR=3.3mohm
V=6.831mV
- 4. Inductor Spec: 3. OCP:**
Isat=25A
I_{dc}=15.5A
DCR=5.5mohm
- 5. MOSFET Spec:**
H-side and L-side MOSFET:
Rds(on)=16.5mOhm (Vgs=4.5V)
I_{cont}=30A (T=25)
I_{peak}=120A (Pause<10us)



VTT_CPU_SEL1	VTT_CPU_SEL2	+VTT_CPU	
0	0	1.041V	DV3
0	1	1.059V	DV2
1	0	1.078V	DV1
1	1	1.097V	Normal

Controller

- 1. Voltage & Current:
+VCCP: 1.05V@10A
- 2. Frequency:
 $T_{on} = 3.85p \cdot R_t(on) / (V_{in} - 0.3V)$
Frequency = $V_{out} / (V_{in} \cdot T_{on}) = 500KHZ$
- 3. OCP:
Set PR7343=18KOhm
 $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)} = 22A$
- 4. Soft start time:
Soft-Star duration is 1.35ms
- 5. Inrush Current:
C total = 200 uF
 $I_{inrush} = 0.16 A$

Power stage

- 1. I/P Current:
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.3 A$
- 2. Ripple Current:
Iripple=2.8A
- 3. Dynamic:
 $I_{peak} = 1.98A$
DCR=3.3mohm
 $V = 6.534mV$
- 4. Inductor Spec:
 $I_{sat} = 16A$
 $I_{dc} = 11A$
DCR=9mOhm
- 5. MOSFET Spec:
H-side and L-side MOSFET: RJK0355DPA-00-JO WPAK
 $R_{ds(on)} = 16.5mOhm$ (Vgs=4.5V)
 $I_{cont} = 30A$ (T=25)
 $I_{peak} = 120A$ (Pause<10us)





ASUS Logo

Title : Power +VCCP

ASUSTeK COMPUTER INC Engineer:

Size	Project Name	Rev
Custom		1.0

Date: Thursday, February 11, 2010 Sheet 83 of 1



Controller

- Voltage & Current:**
+1.8V/+1.8V&12A
- Frequency:**
 $T_{on}=3.85p \cdot R_t(on) \cdot V_o/V_{in}-05$
Frequency=Vout/(Vin*Ton)
=500KHZ
- OCP:**
Set PR7343=18kohm
 $I_{ocp}=R_{ocp} \cdot 20/R_{ds(on)}$
=20*18.5/16.5=26A
- Soft start times:**
Soft-Star duration is 1.35ms
- Inrush current:**
C total = 100uF
Inrush=0.133A

Power stage

- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 0.947A$
- Ripple Current:**
Iripple=2.342A
- Ripple Voltage:**
 $I_{peak}=(v_{in}-v_o) \cdot D / (L \cdot F_{sw})=3.25A$
DCR=3.3mohm
V=10.75mV
- Inductor Spec:**
Isat=36A
I_{dc}=18A
DCR=3.3mohm
- MOSFET Spec:**
H-side and L-side MOSFET:
R_{ds(on)}=16.5mOhm (V_{gs}=4.5V)
I_{cont}=30A (T=25)
I_{peak}=120A (Pause<10us)

<Variant Name>

Title : Power_+1.8V&+0.9V

ASUSTek COMPUTER INC **Engineer:**

Size	Project Name	Rev
C		1.0

Date: Thursday, February 11, 2010 Sheet 84 of 1

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title: Power_good_detector	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom		1.0	
Date: Thursday, February 11, 2010		Sheet	86 of 1


5


4

3


2

1





Need EE modify Netname
 $V_{out} = (PR8843 + PR8841 + PR8842) / (V_{sense})$




- Controller**
- Voltage & Current:**
Vcore=1.05V/45A
 - Frequency:**
CCM:Fsw=300*33/RFS=300KHZ
 - OCp:**
Vocset=25*Ilm*Rsense
Ilm=35.5*2=71A
Slew rate:
Slnrshate=Iss/PC7810=100uA/10nF=10mV/uS
 - Inrush Current:**
C total = 880 uF
I inrush= 0.154 A
 - Drop Resistance:**
Rdroop=R1/R2*10*Rsense=2mohm

- Power stage**
- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.85 \cdot V_{in}) = 2.93 A$
 - Ripple Current:**
Iripple=7.04A Vrip=15.85mV
 - Dynamic:**
Ipeak=45A
ESR=2.25mohm
V=91.1mV
 - Inductor Spec:**
Idc=38.8A
Itemp=32.5A
DCR=1.1mOhm
 - MOSFET Spec:**
H-side MOSFET: RJK0355 L-side MOSFET: RJK0353
Rds(on)=16.5mOhm (Vgs=4.5V) Rds(on)=7.6mOhm (Vgs=4.5V)
Icont=30A (T=25) Icont=35A (T=25)
Ipeak=120A (Pause=10us) Ipeak=140A (Pause<10us)
 - CPU MLCC:** 16'10uF

Feature disabled	000	001	010	011	100	101	110	111
500 Core Max 520 A	20	000	001	010	011	100	101	110
20A< Ioc,Core Max 530 A	40	001	010	011	100	101	110	111
30A< Ioc,Core Max 540 A	60	010	011	100	101	110	111	
40A< Ioc,Core Max 550 A	80	011	100	101	110	111		
50A< Ioc,Core Max 560 A	100	100	101	110	111			
60A< Ioc,Core Max 570 A	120	101	110	111				
70A< Ioc,Core Max 580 A	140	110	111					
80A< Ioc,Core Max 590 A	160	111						

- VID[2:0] "Reserved" - default VID[2:0]='111' - option to change default should be provided on the motherboard.
- VID[5:3] will be used to provide IMON gain setting to CPU during CSC (see Section 3).
- VID[6] "Reserved" - default VID [6]='0' - option to change default should be provided on the motherboard.
- DPRSLPVR will be used to identify type of CPU core VR controller. DPRSLPVR='1' for IMVP-6.5-compliant controller.
- PS1# - "Reserved" - default PS1#='0' - option to change default should be provided on the motherboard.

VCORE_SEL1	VCORE_SEL2	+Vcore
0	0	VID - 23.9mV
0	1	VID - 17.4mV
1	0	VID - 12.9mV
1	1	VID



- Adapter Threshold: 17.41V**
 $17.41 = (PR9213 + PR9216) / PR9216 * 1.25$
- AP4835 ID=9.2A**
- MB39A132_VREF= 5.0V**
- Input limit:**
 $65W: I_{limit_current} = (V_{adj} - 1.075) / (25 * R_s)$
 $= (1.646 - 0.075) / 25 * 0.02 = 3.14A$
 330K-162K
 $90W: 100K-86.6K : I_{limit_current} = 4.49A$
- Charging Voltage U_I**

VSET_EC	2S	3S	4S
2.9894	3.399	12.598	16.797

- Charging current I_I**



ISET_EC	ICHG	Ps
1.3071	1492	1P
2.1094	2500	2P
3.3	3996	3P

Power stage

- I/P Current(3S2P):**
 $I_{in} = V_o * I_o / (0.75 * V_{in}) = 2.21A$
- Ripple Current(3S2P):**
 Irripple=1.18A
- Inductor Spec:**
 Isat=4.4A
 Idc=3.8A
 DCR=35mohm
- MOSFET Spec:**
 Idc=6.5A/5.0A
 Pdcon=22/30mohm
 Vgsth=0.8-1.8V

Controller

- Frequency:**
 $f_{osc}(KHz) = 17000 / RT (KOhm)$
 $f_{osc}(KHz) = 17000 / 33K = 515KHz$
- OCP:**
 $I_{oc} = 0.2 / R_s = 10A$
- Soft start time:**
 $t_s(s) = 0.26 * CS(uF) = 0.26 * 0.1 = 26ms$
- Inrush current(3S):**
 $I_{inrush} = C * V / t = 9.7mA$





BATSEL_0	BATSEL_1	CELLS
1	1	2S
1	0	2S
0	1	3S
0	0	4S

EC Code: 202




<Variant Name>

		Title : Power_Charger
ASUSTek Computer INC.		Engineer: Lily_H
Size	Project Name	Rev
A3	F83T	2.1G
Date: Thursday, February 11, 2010		Sheet 90 of 1



0.75VS / 0.5A




1.5V_SEL1	1.5V_SEL2	+1.5V	
0	0	1.483V	DV3
0	1	1.506V	DV2
1	0	1.538V	DV1
1	1	1.561V	Normal

Controller

- Voltage & Current:**
+1.2VSUS: 16A
- Frequency:**
Ton=3.85p*RI(on)/Vin-05=0.3us
Frequency=Vout/(Vin*Ton)=500KHZ
- OCP:**
Set PR107=21.5kohm
Iocp=Rocp*20/Rds(on)=26A
- Soft start time:**
Soft-Star duration is 1.35ms
- Inrush Current:**
C total =220uF
I inrush=0.163A


Power stage

- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 0.85A$
- Ripple Current:**
Irripple=3.74A
- ripple voltage:**
 $I_{peak} = (v_{in} - v_o) \cdot D / (L \cdot F_{sw}) = 2.07A$
DCR=3.3mohm
V=6.831mV
- Inductor Spec:**
Isat=25A
I_{dc}=15.5A
DCR=5.5mohm
- MOSFET Spec:**
H-side and L-side MOSFET:
Rds(on)=16.5mOhm (Vgs=4.5V)
I_{cont}=30A (T=25)
I_{peak}=120A (Pause<10us)




- Controller**
- Voltage & Current:**
+VGFX_CORE:1V/15A
 - Frequency:**
 $T_{on} = C_{ton} * (R_{ton} + 6.5K)$
 $C_{ton} = 16.26PF$
 $f_{sw} = 309KHZ$
 - OC:**
 $V_{ocest} = 40\% I_{lim} * R_{sense}$
 $I_{max} = 30A$
 - On time:**
 $T_{on} = T_{sw} * (V_{fb} + 0.075) / V_{in} = 354ns$
 - LoadLine:**
 $R_{droop} = A\% * R_{sense} * R1/R2 = 7mohm$

- Power stage**
- I/P Current:**
 $I_{in} = V_o / (0.75 * V_{in}) = 1.33 A$
 - Ripple Current:**
 $I_{ripple} = 3A$
 - Ripple Voltage:**
 $V_{ripple} = I_{ripple} * ESR = 13.5mV$
 - Dynamic:**
 $I_{peak} = 10A$
 $ESR = 4.5mohm$
 $V = 40.5mV$
 - Inductor Spec:**
 $I_{sat} = 25A$
 $I_{dc} = 15.5A$
 $R_{dcmax} = 5.5mOhm$
 $R_{dcmtyp} = 5mOhm$
 - MOSFET Spec:**
H-side and L-side MOSFET:RJK0355
 $R_{ds(on)} = 11.8mOhm (V_{gs} = 4.5V)$
 $I_{cont} = 30A (T = 25)$
 $I_{peak} = 120A (Pause = 10us)$



VCORE_SEL1	VCORE_SEL2	+VGFX_CORE
L	L	VID - 26.8mV
L	H	VID - 15.3mV
H	L	VID - 11.5mV
H	H	VID



5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title : Power_+VCCP	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
C		1.0	
Date: Thursday, February 11, 2010		Sheet	98 of 1

5

4

3

2

1

D

D

C

C

B

B

A

A

<Variant Name>




Title : Power_VCCP

ASUSTeK COMPUTER INC Engineer:


Size	Project Name	Rev
A3		1.0

Date: Thursday, February 11, 2010 Sheet 94 of 1



Power On Sequence
1 → 26

M52J Power-On Sequence Timing Diagram Rev.0.31



M52J Power-On Sequence Timing Diagram Rev.0.31

DC-IN Mode

