

K40IN BLOCK DIAGRAM

CPU
MERON;PENRYN

Page 3-5
FSB 800MHz:1066MHz

MCP75

DDR2

**DDRII So-DIMMx2
800**

Page 6,8-9

Onboard DRAM

Page 9-10

PCIE x1

**MiniCard
WWAN**

Page 53

**GigaLAN
REALTEK 8112**

Page 33-34

Transformer

USB

USB Port

Page 52

USB Port

Page 52

USB Port

Page 52

USB Port

Page 52

CardReader

Page 54

XDP

Page 67

Thermal Sensor
Maxim MAX6657

Page 50

PWM Fan

Page 50

Skew Holes

Page 65

Discharge Circuit

Page 57

Switch & LED

Page 41

DC Conn.

Page 60

Battery Conn.

Page 60

LCD Panel

Page 45

CRT

Page 46

ODD

Page 51

HDD

Page 54

LPC

Debug Conn.

Page 44

Touchpad

Page 31

EC
8502

Page 30

Keyboard

Page 31

SPI ROM

Page 30

Axalia

Audio Amp

Page 39

Azalia Codec
Realtek ALC269

Page 36

Jack

Page 37

Power

VCORE

Page 80

System

Page 81

1.05VSUS

Page 82

DDR & VTT

Page 83

+1.5VS

Page 84

Charger

Page 88

Detect

Page 90

Load Switch

Page 91


Power Protect

Page 92

Page 17-26

<Variant Name>

ASUS		Title :Block Diagram	
ASUSTeK COMPUTER INC. NBS		Engineer: Tony Kao	
Size Custom	Project Name G71G	Date: Friday, February 13, 2009	Rev 1.0
		Sheet 1 of 91	




Power On Sequence




[17] H_D#[63:0] << H_D#[63:0]
 [17] H_A#[35:3] << H_A#[35:3]
 [17] H_REQ#[4:0] << H_REQ#[4:0]


Place beside CPU ball out



BCLK	FSB	BSEL2	BSEL1	BSEL0
166	667	L	H	H
200	800	L	H	L
266	1067	L	L	L



Place R0304 & R0306 for XDP function










QC
 DC
 Comp 0,2: Zo=25 Ohm, trace length < 0.5"
 Comp 1,3: Zo=50 Ohm, trace length < 0.5"
 Comp 0,2: Zo=27.4 Ohm, trace length < 0.5"
 Comp 1,3: Zo=55 Ohm, trace length < 0.5"

Pin B2 M4 N5 left as NC for QC Pin T2 V3 change to design (BPM_2# [2] BPM_2#[1]) QC Thermal Diode detect (THRMDA_2 BPM_2[0])

mount QC : /QC
 unmount QC : /QC@

ASUS Title : Penryn CPU (1)
 Engineer:
 Size Custom Project Name
 Date: Friday, February 13, 2009 Sheet 3 of 91 Rev 1.0












Decoupling guide from Intel

VCCORE	22uF/10V r 10uF	* 32pcs
	330uF/2V	* 6pcs
VCCP	0.1uF	* 6pcs
	150uF	* 1pcs ?
	10uF	* 1pcs ?

+VCCORE Mid-Frequency Capacitor
Intel: 22UF *32
F3S: 10UF *16
A7S: 10UF *1011/17
V1V: ?

+VCCP Decoupling Capacitor
Intel: 270UF *1, 0.1UF *6
F3S: 100UF *1, 0.1UF *4
V1V: ?






<Variant Name>

Title :

ASUSTek COMPUTER INC. N86 **Engineer:**

Size	Project Name	Rev
A3		1.0


Date: Friday, February 13, 2009 Sheet 6 of 91



- >> VR_VID0 [4,79]
- >> VR_VID1 [4,79]
- >> VR_VID2 [4,79]
- >> VR_VID3 [4,79]
- >> VR_VID4 [4,79]
- >> VR_VID5 [4,79]
- >> VR_VID6 [4,79]

-Variant Name-

ASUS		Title DDR3 SO-DIMM_0	
ASUSTek COMPUTER INC. NBS		Engineer: Vincent Chung	
Size	Project Name		Rev
Custom	G71V		1.0
Date: Friday, February 13, 2009		Sheet	7 of 91



1.1G modify P/N


1.1G modify P/N

<Variant Name>

ASUS		Title DDR3 SO-DIMM_1
ASUSTek COMPUTER INC. NB6		Engineer: Vincent Chung
Size B	Project Name G71V	Rev 1.0
Date: Friday, February 13, 2009		Sheet 8 of 91






<< >>M_A_A[0:14] [6,8,18]

<< >>M_B_A[0:14] [10,18]




<Variant Name>

		Title DDR3 termination	
ASUSTek COMPUTER INC. NBS		Engineer: Vincent Chung	
Size	Project Name	Rev	
Custom	G71V	1.0	
Date: Monday, February 16, 2009	Sheet	9	of 91




<Variant Name>


		Title : Cantiga-DDR3/PEG(2)
Engineer:		
Size	Project Name	Rev
C		1.0
Date: <u>Friday, February 13, 2009</u>		Sheet: <u>11</u> of <u>91</u>




<Variant Name>


		Title : Cantiga-DDR3 bus (3)
Engineer:		
Size	Project Name	Rev
C		1.0
Date: Friday, February 13, 2009		Sheet 12 of 91



<Variant Name>		
		Title : Cantiga-POWER (4)
Engineer:		
Size	Project Name	Rev
C		1.0
Date: Friday, February 13, 2009		
Sheet 13		of 91



-Variant Name-

		Title : Cantiga-POWER(5)
Engineer:		
Size	Project Name	Rev
Custom		1.0
Date: Friday, February 13, 2009		Sheet 14 of 91

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title : Cantiga-GND
Engineer:		
Size B	Project Name	Rev 1.0

Date: [Friday, February 13, 2009](#) Sheet 15 of 91

5


4

3

2

1



<Variant Name>		
		Title :
Engineer:		
Size	Project Name	Rev
C		1.0
Date: Friday, February 13, 2009		
Sheet		16 of 91




NU1A

H_DSTBP#0	T40	CPU_DSTBP0#
H_DSTBN#0	U40	CPU_DSTBN0#
H_DIN#0	V41	CPU_DBI0#
H_DSTBP#1	W39	CPU_DSTBP1#
H_DSTBN#1	W37	CPU_DSTBN1#
H_DIN#1	Y35	CPU_DBI1#
H_DSTBP#2	N37	CPU_DSTBP2#
H_DSTBN#2	L38	CPU_DSTBN2#
H_DIN#2	N35	CPU_DBI2#
H_DSTBP#3	M39	CPU_DSTBP3#
H_DSTBN#3	M41	CPU_DSTBN3#
H_DIN#3	J41	CPU_DBI3#
H_A#3	AC34	CPU_A3#
H_A#4	AE36	CPU_A4#
H_A#5	AE34	CPU_A5#
H_A#6	AC37	CPU_A6#
H_A#7	AE37	CPU_A7#
H_A#8	AE35	CPU_A8#
H_A#9	AB35	CPU_A9#
H_A#10	AE35	CPU_A9#
H_A#11	AG35	CPU_A10#
H_A#12	AG39	CPU_A11#
H_A#13	AE33	CPU_A12#
H_A#14	AG37	CPU_A13#
H_A#15	AG38	CPU_A14#
H_A#16	AG34	CPU_A15#
H_A#17	AN38	CPU_A16#
H_A#18	AL39	CPU_A17#
H_A#19	AG33	CPU_A18#
H_A#20	AL33	CPU_A19#
H_A#21	AG33	CPU_A20#
H_A#22	AN36	CPU_A21#
H_A#23	AJ35	CPU_A22#
H_A#24	AJ35	CPU_A23#
H_A#25	AJ36	CPU_A24#
H_A#26	AJ38	CPU_A25#
H_A#27	AL37	CPU_A26#
H_A#28	AL34	CPU_A27#
H_A#29	AN37	CPU_A28#
H_A#30	AJ37	CPU_A29#
H_A#31	AL38	CPU_A30#
H_A#32	AK34	CPU_A31#
H_A#33	AL35	CPU_A32#
H_A#34	AK34	CPU_A33#
H_A#35	AR39	CPU_A34#
H_A#35	AN35	CPU_A35#
H_ADSTB#0	AE38	CPU_ADSTB0#
H_ADSTB#1	AK35	CPU_ADSTB1#
H_REQ#0	AC38	CPU_REQ0#
H_REQ#1	AK33	CPU_REQ1#
H_REQ#2	AC39	CPU_REQ2#
H_REQ#3	AC33	CPU_REQ3#
H_REQ#4	AC35	CPU_REQ4#
H_ADS#	AD42	CPU_ADS#
H_BN#	AD43	CPU_BN#
H_BR#	AE40	CPU_BR#
H_BR1#	AL32	CPU_BR1#
H_DRDY#	AD39	CPU_DRDY#
H_HIT#	AD42	CPU_HIT#
H_HITM#	AD40	CPU_HITM#
H_LOCK#	AC43	CPU_LOCK#
H_TRDY#	AE41	CPU_TRDY#
H_PROCHOT_SF	E41	CPU_PECI
H_THERMTRIP#	A41	CPU_PROCHOT#
H_FERR#	AG43	CPU_THERMTRIP#
H_FERR#	AH40	CPU_FERR#
CPU_BSEL2	F42	CPU_BSEL2
CPU_BSEL1	D42	CPU_BSEL1
CPU_BSEL0	F41	CPU_BSEL0
H_RS#0	AC41	CPU_RS#
H_RS#1	AB41	CPU_RS1#
H_RS#2	AC42	CPU_RS2#
+V_DLL_DLCELL_AVDD	AG27	+V_DLL_DLCELL_AVDD
+V_PLL_MCLK	AH27	+V_PLL_MCLK
+V_PLL_FSB	AG28	+V_PLL_FSB
+V_PLL_CPU	AH28	+V_PLL_CPU
BCLK_VML_COMP_VDD	AM39	BCLK_VML_COMP_VDD
BCLK_VML_COMP_GND	AM40	BCLK_VML_COMP_GND
CPU_COMP_VCC	AM43	CPU_COMP_VCC
CPU_COMP_GND	AM42	CPU_COMP_GND



SEC 1 OF 11


FSB


Y43	H_D#0
W42	H_D#1
Y40	H_D#2
W41	H_D#3
Y39	H_D#4
W42	H_D#5
Y41	H_D#6
Y42	H_D#7
L41	H_D#8
E42	H_D#9
L41	H_D#10
L42	H_D#11
L41	H_D#12
L41	H_D#13
L41	H_D#14
L41	H_D#15
L41	H_D#16
W35	H_D#17
W37	H_D#18
W34	H_D#19
AA35	H_D#20
AA34	H_D#21
AA38	H_D#22
AA35	H_D#23
L38	H_D#24
L35	H_D#25
L33	H_D#26
L34	H_D#27
W38	H_D#28
E33	H_D#29
L37	H_D#30
L34	H_D#31
W34	H_D#32
N33	H_D#33
E34	H_D#34
F35	H_D#35
F35	H_D#36
F38	H_D#37
R37	H_D#38
F38	H_D#39
L37	H_D#40
L37	H_D#41
L39	H_D#42
L38	H_D#43
N38	H_D#44
N38	H_D#45
L39	H_D#46
L39	H_D#47
L37	H_D#48
L42	H_D#49
L42	H_D#50
N41	H_D#51
N40	H_D#52
M40	H_D#53
H40	H_D#54
K42	H_D#55
H41	H_D#56
L41	H_D#57
H43	H_D#58
H42	H_D#59
K41	H_D#60
U40	H_D#61
L39	H_D#62
M45	H_D#63
AA41	H_DPRSTP# [3,79]
AA40	H_BPRIP# [3]
	H_DEFERR# [3]
G42	CLK_CPU_BCLK [3]
G41	CLK_CPU_BCLK# [3]
AL43	CLK_XDP_BCLK [67]
AL42	CLK_XDP_BCLK# [67]
AK42	BCLK_FEEDBACK_P
AK42	BCLK_FEEDBACK_N
AK41	BCLK_IN_N
AK40	BCLK_IN_P
AE41	H_A0M# [3]
AH39	H_IGNNE# [3]
AH42	H_INIT# [3]
AG41	H_INTR# [3]
AH41	H_NMI# [3]
AH41	H_SM# [3]
AH43	H_PWRGD [3]
F38	H_CPURST# [3]
AM33	H_CPUSLP# [3]
AN33	H_DPSLP# [3]
AG42	H_DPRW# [3]
AG42	H_STPCLK# [3]
AN32	H_DPRSTP# [3,79]





BCLK	FSB	BSEL2	BSEL1	BSEL0
166	667	0	1	0
200	800	0	1	0
266	1067	0	0	0








REF:DG-03328-001_V03







<Variant Name>




Title : SB-ICH9M(1)

Engineer:


Size	Project Name	Rev
C		1.0



Check connector pin definition !!



Check connector pin definition !!






USB0	External Port 1
USB1	External Port 2
USB2	External Port 3
USB3	External Port 4
USB4	CMOS Camera
USB5	
USB6	CardReader
USB7	WiFi
USB8	
USB9	
USB10	
USB11	Finger Printer(Reserve)

SATA

USB

SEC 8 OF 11





HDA


MISC

Double check !!

FOR POWER


SYSTEM

TO PWR PWM



+MCP_VDD_VCORE

+MCP_VDD_VID[2:0]	Core Voltage
001	1
010	0.95
011	0.9




REF:DG-03328-001_V03

POWER

- NU1J SEC 10 OF 11
- AA25 +VDD_CORE1
 - AC23 +VDD_CORE2
 - U25 +VDD_CORE3
 - AH12 +VDD_CORE4
 - AG10 +VDD_CORE5
 - AG5 +VDD_CORE6
 - Y23 +VDD_CORE7
 - Y23 +VDD_CORE8
 - AA16 +VDD_CORE9
 - AA26 +VDD_CORE10
 - AA27 +VDD_CORE11
 - AA28 +VDD_CORE12
 - AC16 +VDD_CORE13
 - AC17 +VDD_CORE14
 - AC18 +VDD_CORE15
 - AC19 +VDD_CORE16
 - AC20 +VDD_CORE19
 - AC21 +VDD_CORE18
 - AA17 +VDD_CORE19
 - AC24 +VDD_CORE20
 - AC25 +VDD_CORE21
 - AC26 +VDD_CORE22
 - AC27 +VDD_CORE23
 - AC28 +VDD_CORE24
 - AD21 +VDD_CORE25
 - AC23 +VDD_CORE26
 - W27 +VDD_CORE27
 - V25 +VDD_CORE28
 - AA18 +VDD_CORE29
 - AE19 +VDD_CORE30
 - AE21 +VDD_CORE31
 - AE23 +VDD_CORE32
 - AE25 +VDD_CORE33
 - AE26 +VDD_CORE34
 - AE27 +VDD_CORE35
 - AE28 +VDD_CORE36
 - AF10 +VDD_CORE37
 - AF11 +VDD_CORE38
 - AA19 +VDD_CORE39
 - AE2 +VDD_CORE40
 - AF23 +VDD_CORE42
 - AF25 +VDD_CORE43
 - AF3 +VDD_CORE44
 - AF4 +VDD_CORE45
 - AF7 +VDD_CORE46
 - AH23 +VDD_CORE47
 - AF9 +VDD_CORE48
 - AA20 +VDD_CORE49
 - AG11 +VDD_CORE50
 - AG12 +VDD_CORE51
 - AG21 +VDD_CORE52
 - AC23 +VDD_CORE53
 - AG25 +VDD_CORE54
 - AG3 +VDD_CORE55
 - AG4 +VDD_CORE56
 - AA21 +VDD_CORE57
 - AG6 +VDD_CORE58
 - AG7 +VDD_CORE59
 - AG8 +VDD_CORE60
 - AG9 +VDD_CORE61
 - AH1 +VDD_CORE62
 - AH10 +VDD_CORE63
 - AH11 +VDD_CORE64
 - W26 +VDD_CORE65
 - AH2 +VDD_CORE66
 - AA23 +VDD_CORE67
 - W28 +VDD_CORE68
 - AH25 +VDD_CORE69
 - AH21 +VDD_CORE70
 - AH3 +VDD_CORE71
 - AH4 +VDD_CORE72
 - AH5 +VDD_CORE73
 - AH6 +VDD_CORE74
 - AH7 +VDD_CORE75
 - AA24 +VDD_CORE76
 - AH9 +VDD_CORE77
 - W21 +VDD_CORE78
 - W23 +VDD_CORE79
 - W25 +VDD_CORE80
 - AF12 +VDD_CORE81

POWER



+VTT_CPUCLK

- AD10 +3.3V_1
- AE8 +3.3V_2
- AB10 +3.3V_3
- AD9 +3.3V_4
- Y10 +3.3V_5
- AB11 +3.3V_6
- AA8 +3.3V_7
- Y9 +3.3V_8
- G18 +3.3V_DUAL1
- L19 +3.3V_DUAL2
- K20 +3.3V_DUAL3
- K20 +3.3V_DUAL4
- G26 +3.3V_DUAL_USB1
- H27 +3.3V_DUAL_USB2
- J28 +3.3V_DUAL_USB3
- K28 +3.3V_DUAL_USB4
- T21 +VDD_AUXC1
- U21 +VDD_AUXC2
- V21 +VDD_AUXC3


<Variant Name>

ASUS Title : ICH9M-Other

Engineer:

Size	Project Name	Rev
Custom		1.0

Date: Friday, February 13, 2009 Sheet 24 of 91



<Variant Name>

Title : SPI ROM		
Engineer:		
Size	Project Name	Rev
C		1.0
Date: Friday, February 13, 2009		Sheet 25 of 91

[6.8.23.53] SCL_3A << >> SMB_CLK_S [6.8.23.53]

[6.8.23.53] SDA_3A << >> SMB_DAT_S [6.8.23.53]

Onboard DRAM ID

GPIO_6	GPIO_11	Vendor
0	0	Qimonda HYB18T512161B2F-25
0	1	Samsung K4N51163Q2-HC25
1	0	Hynix HY5FS121621CFP-25

HDA_SYNC STRAP (BUF_SIO_CLK)

0	14.318MHz (default)
1	24MHz

RGMIITXDO

0	MII
1	RGMIITXDO


SPKR

0	User mode boot Init table
1	Safe mode boot Init table

Base on EC

HDA_SDOUT	LPC_FRAME	FUNCTION
0	0	LPC BIOS
0	1	PCI BIOS
1	0	SPI BIOS

SPI_DO	SPI_CLK	FUNCTION
0	0	31MHz
0	1	42MHz
1	0	25MHz
1	1	1MHz




<Variant Name>

ASUS		Title :
		Engineer:
Size	Project Name	Rev
C		1.0
Date:	Monday, February 16, 2009	Sheet 26 of 91





<Variant Name>


		Title :
ASUSTeK COMPUTER INC. NB6		Engineer: Vincent Chung
Size	Project Name	Rev
C	G71V	1.0
Date: Friday, February 13, 2009		Sheet 27 of 31

<Variant Name>


		Title : Main Clock-2
ASUS Tek Computer Inc.		Engineer: Tony Kao
Size	Project Name	Rev
A2	C90P	1.00
Date: Friday, February 13, 2009		Sheet 29 of 91




2.0G-G71G STUFF OD1




For IT8752 Power



For PU / PD




For EC Reset




For Instant Key

Note: Close to EC



Note:
EXT_SMB#, EXT_SC#, PU power plane depend on ICH9 GPIO.

For X'tal



Note:
Load=12.5PF
place close to EC

For EC Hardware Strap



I/O Base Address
Note: It can be programmable by EC firmware

Share Memory
Note: It can be programmable by EC firmware.



PP Enable
Note: Default Int. Pull-Low

For iAMT pin name



AC_PRESENT
PM_S4_STATE#
S4_STATE_ON
PM_SLP_M#
SLP_M_ON
EC_WLAN_PWR
WP_PWRCD#
AC_PRESENT
LAN_WOL_EN
+3W_PG
+1.5W_VMMCLK_PG
SUSPWR_ACK



TouchPad & FingerPrint




Keyboard Connector




For Thermal Control Method














Remove redundant components





<Variant Name>

		Title : RST_Reset Circuit
ASUSTeK COMPUTER INC. NB1		Engineer: Vincent Chung
Size	Project Name	Rev
Custom	G71V	1.0
Date: Friday, February 13, 2009		Sheet 32 of 91








<Variant Name>

Title : RST_Reset Circuit
ASUSTek COMPUTER INC. N81 Engineer: Vincent Chung

Size	Project Name	Rev
Custom	G71V	1.0
Date: Friday, February 13, 2009		Sheet 33 of 91

LAN CONN.



<Variant Name>

Title : 10


ASUSTeK COMPUTER INC **Engineer:**



Size	Project Name	Rev
Custom		1.0

Date: Friday, February 13, 2009 Sheet 34 of 91









<Variant Name>

		Title : MDC
ASUSTeK COMPUTER INC		Engineer: <i>Vincent Chung</i>
Size	Project Name	Rev
Custom	G71V	1.0
Date: Friday, February 13, 2009		Sheet 35 of 91




CODEC ALC662




SPEAKER

HP CONN








Internal Mic



External Mic



ASUS		Title : CODEC ALC662	
Engineer:			
Size	Project Name	Rev	
Custom		1.1	
Date: Friday, February 13, 2009		Sheet	36 of 91



HP CONN




External MIC CONN

<Variant Name>


ASUS Title : **AUD_Amp & Jack**
 Engineer:

Size	Project Name	Rev
Custom		1.0
Date:	Friday, February 13, 2009	Sheet 37 of 91





<Variant Name>


		Title : <i>AUD_FM2010</i>	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>John Hung</i>	
Size	Project Name	Rev	
Custom	N2Sv	1.0	
Date: <i>Friday, February 13, 2009</i>		Sheet	38 of 91



2nd Source: TPA6017




SPEAKER CONNECTOR (2W)



GAIN0	GAIN1	Av (irv)
0	0	6 dB
0	1	10 dB
1	0	15.6 dB
1	1	21.6 dB

2.0G-G71G-EMI




<Variant Name>


ASUS Title : **AUD_Woofers & Front**
 Engineer:

Size	Project Name	Rev
Custom		1.0



Date: Friday, February 13, 2009 Sheet 39 of 91



<Variant Name>


		Title : CB_R5C833	
		Engineer:	
Size	Project Name		Rev
Custom			1.0
Date: Friday, February 13, 2009		Sheet	40 of 91

SWITCH BUTTON




LED



For WireLess LED





for Cap. Lock




for Num Lock




For POWER LED







<Variant Name>


		Title : CB_4in1 CardReader
ASUSTeK COMPUTER INC. NB1		Engineer:
Size	Project Name	Rev
Custom		1.0
Date: Friday, February 13, 2009	Sheet	42 of 91



-Variant Name-


		Title : NEW CARD
Engineer:		
Size	Project Name	Rev
Custom		1.1
Date: Friday, February 13, 2009		Sheet 43 of 91






LED PANEL LVDS Interface

R1.1 081113-2
R1.2 081202-1






CAMERA & MIC




<Variant Name>


ASUS		Title : CRT_LCD Panel	
ASUSTeK COMPUTER INC. NBI		Engineer: Vincent Chung	
Size	Project Name	Rev	
Custom	G71V	1.0	
Date: Friday, February 13, 2009	Sheet	45	of 91






-Variant Name-

		Title : TPM
Engineer:		
Size	Project Name	Rev
Custom		1.0
Date: Friday, February 13, 2009	Sheet	47 of 91



-Variant Name-

		Title LVDS & Inverter CON
Engineer:		
Size	Project Name	Rev
Custom		1.0
Date: Friday, February 13, 2009	Sheet 48 of 91	

5

4

3

2

1

D

D

C

C

B

B

A

A

<Variant Name>



Title :

Engineer:

Size A	Project Name	Rev 1.0
-----------	--------------	------------

Date: [Friday, February 13, 2009](#) Sheet [49](#) of [91](#)

5


4

3


2

1


Thermal Sensor



DC FAN Control



ODD




<Variant Name>



Engineer:





Size	Project Name	Rev
Custom		1.0

Date: Friday, February 13, 2009 Sheet 51 of 91



<Variant Name>

ASUS		Title : USB_USB Ports	
ASUSTeK COMPUTER INC. NBI		Engineer: Vincent Chung	
Size Custom	Project Name G71V	Date: Friday, February 13, 2009	Rev 1.0
Sheet 52 of 91			





<Variant Name>


ASUS Title :Minicard & Nut
Engineer:

Size	Project Name	Rev
Custom		1.0

USB Cardreader



SATA HDD



5

4

3

2

1

D

D

C

C

B

B

A

A

<Variant Name>



Title :

Engineer:

Size A	Project Name	Rev 1.0
-----------	--------------	------------

Date: [Friday, February 13, 2009](#) Sheet [55](#) of [91](#)


5

4


3




2

1




<Variant Name>

		Title : LED Indicator
ASUSTeK COMPUTER INC. NB1		Engineer: Vincent Chung
Size	Project Name	Rev
Custom	G71V	1.0
Date: Friday, February 13, 2009		Sheet 56 of 91





<Variant Name>

		Title :	
		Engineer:	
Size	Project Name	Rev	
Custom		1.0	
Date:	Friday, February 13, 2009	Sheet	58 of 91

5

4

3

2

1

D

D

C

C

B

B

A

A

<Variant Name>



Title :

ASUSTeK COMPUTER INC. NB6

Engineer:

Size	Project Name	Rev
A		1.0

Date: [Friday, February 13, 2009](#) Sheet [59](#) of [91](#)




5


4

3


2


1







<Variant Name>

		Title : BT Bluetooth
ASUSTeK COMPUTER INC. NB1		Engineer: Vincent Chung
Size	Project Name	Rev
Custom	G71V	1.0
Date: Friday, February 13, 2009		Sheet 61 of 91





<Variant Name>

		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>John Hung</i>	
Size	Project Name	Rev	
Custom		1.0	
Date: <i>Friday, February 13, 2009</i>		Sheet	62 of 91




<Variant Name>

		Title : FP_Fingerprint Conn.
ASUSTeK COMPUTER INC. NB1		Engineer: Vincent Chung
Size	Project Name	Rev
Custom	G71V	1.0
Date: Friday, February 13, 2009		Sheet 63 of 91






<Variant Name>

		Title : TUN_TV Tuner
ASUSTeK COMPUTER INC. NB1		Engineer: John Hung
Size	Project Name	Rev
Custom	N2Sv	1.0
Date: Friday, February 13, 2009		Sheet 64 of 91


Hole-A









Hole-B






Hole-C











Hole-D



Hole-E



Hole-F



<Variant Name>

		Title :ME_Conn & Screw Holes	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Vincent Chung</i>	
Size Custom	Project Name G71V	Rev 1.0	
Date: Friday, February 13, 2009	Sheet	65	of 91

A

B

C

D

E

E

E

D

D

C

C

B

B

A

A

-Variant Name-



Title : E-SATA

Engineer:

Size	Project Name	Rev
Custom		1.0

Date: Friday, February 13, 2009 Sheet 66 of 91

A


B

C


D

E


Place Beside CPU




~~IN CPU page~~



<Variant Name>

		Title :
Engineer:		
Size	Project Name	Rev
Custom		1.0
Date: Friday, February 13, 2009	Sheet	68 of 91



		Title :N10M-GE1_PCIE	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name		Rev
Custom	N10JG		1.0
Date: Friday, February 13, 2009		Sheet	69 of 91

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title :N10M-GE1_FB	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size Custom	Project Name N10JG	Rev 1.0	
Date: Friday, February 13, 2009		Sheet	70 of 91


5


4


3


2

1



		Title :N10M-GE1 VRAM	
ASUSTeK COMPUTER INC		Engineer: <i>ENGINEER</i>	
Size	Project Name		Rev
Custom	N10JG		1.0
Date: <i>Friday, February 13, 2009</i>		Sheet	71 of 91



		Title :N10M-GE1_DISPLAY	
ASUSTeK COMPUTER INC		Engineer: <i>ENGINEER</i>	
Size	Project Name		Rev
Custom	N10JG		1.0
Date: <i>Friday, February 13, 2009</i>		Sheet	72 of 91

5

4

3

2

1

D

D

C


C

B

B

A

A


		Title :N10M-GE1_XTAL	
ASUSTeK COMPUTER INC		Engineer: <i>ENGINEER</i>	
Size	Project Name	Rev	
Custom	N10JG	1.0	
Date: <i>Friday, February 13, 2009</i>		Sheet	73 of 91



		Title :N10M-GE1_ROM	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name	Rev	
Custom	N10JG	1.0	
Date: Friday, February 13, 2009		Sheet	74 of 91





<Variant Name>

		Title : LED & Touchpad
ASUSTeK COMPUTER INC. NB1		Engineer: Vincent Chung
Size	Project Name	Rev
Custom	G71V	1.1
Date: Friday, February 13, 2009		Sheet 75 of 91



<Variant Name>

		Title : Fingerprint & Touchpad
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Wenchi_Shen</i>
Size	Project Name	Rev
Custom	M70Sv	1.1
Date: <i>Friday, February 13, 2009</i>		Sheet 76 of 91



<Variant Name>

		Title :Fingerprint & Touchpad	
ASUSTeK COMPUTER INC. NB1		Engineer: Wenchi_Shen	
Size	Project Name		Rev
Custom	M70Sv		1.1
Date: Friday, February 13, 2009		Sheet	77 of 91

History

1.0G:@

1.1G power modify : \$

1.2G: %

1.1G EE modify :

20080520 1.2G


- Page 52 1. ADD USB+5V gate Q5002
- Page 56 2. ADD R5626,R5609
- Page 4 3. DEL R0412
- Page 54 4. ADD C5402,C5403 5p for SMBus in GPIO controller ; GPRN10 change to 10K ohm
- Page 84 5. Controlle +5V with SUSC#_PWR
- Page 82 6. Change +VCCP to 1.2V default for CPU O.C. ability improve

20080701 2.0G

- Page 56 1. TP-LED v.s. TP-disable LED reverse
- Page 45 2. Inverter CN pin 19 reserve 0 phm to GND ,never stuff for single-lamp inverter
- Page 46 3. Battery in P/H change to +3VA
- Page 80 4. CPU load-line modify to 2.1 mini-ohm (R8036 由 10.5K改成 9.31K 1%)

<Variant Name>


		Title : History	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom		1.0	
Date: Friday, February 13, 2009	Sheet	78	of 91







Total count: 72 pcs

ASUS		Title : +Vcore	
ASUSTek COMPUTER INC. NBI		Engineer: Eason	
Size	Project Name	Rev	
Custom	K501	1.0	
Date: Friday, February 13, 2009	Sheet	79	of 81

HS MOS Second source IRF8714
LS MOS Second source IRF8736





+3VAO



Total count: 42 pcs


FOR POWER TEST






<Variant Name>

ASUS		Title : POWER_I/O_VCCP	
ASUSTeK COMPUTER INC. NB		Engineer: Eason	
Size Custom	Project Name K50I		Rev 1.0
Date: Friday, February 13, 2009		Sheet	81 of 91







Total count: 6 pcs

<Variant Name>

ASUS		Title : INS29491694
ASUSTeK COMPUTER INC. NB		Engineer: Eason
Size B	Project Name K50I	Rev 1.0
Date: Friday, February 13, 2009		Sheet 83 of 91





TOTAL COUNT:56 PCS

Battery Cells		
BATSEL_1	BATSEL_0	CELLS
H	H	2 CELLS
H	L	2 CELLS
L	H	3 CELLS
L	L	4 CELLS


Charger IC and EC Code correlation sheet :
 Charger MAX8725 => EC CODE : 200
 Charger MAX17015 => EC CODE : 201
 Charger MB39A132 => EC CODE : 202

BATTERY IN DETECT

<Variant Name>


		Title :POWER_DETECT	
ASUSTeK COMPUTER INC. NB		Engineer: Eason	
Size	Project Name		Rev
Custom	K50I		1.0
Date: Friday, February 13, 2009		Sheet	86 of 91

SUSB#_PWR POWER



Total count: 19 pcs


SUSC#_PWR POWER



<Variant Name>


		Title : POWER_LOAD SWITCH	
ASUSTeK COMPUTER INC. NB		Engineer: Eason	
Size B	Project Name K50I	Date: Friday, February 13, 2009	Rev 1.0
		Sheet 87	of 91

POWER GOOD DETECTOR




Total count: 8 pcs

<Variant Name>		ASUS		Title : POWER_PROTECT	
ASUSTeK COMPUTER INC. NB		Engineer: Eason			
Size B	Project Name K50I			Rev 1.0	
Date: Friday, February 13, 2009		Sheet 88 of 91			



<Variant Name>

		Title : POWER_SIGNAL	
ASUSTeK COMPUTER INC. NB		Engineer: <i>Eason</i>	
Size Custom	Project Name K50I		Rev 1.0
Date: Friday, February 13, 2009	Sheet	89	of 91



K50I		Design rating
Non-IAMT		
+12VSUS	(0.01A)	
+12V	(0.5A)	(30mA)
+12VS	(0.01A)	
+3VSUS	(1.113A)	
+3V	(1A)	(6A)
+3VS	(2.9028A)	
+5VSUS	(0.013A)	
+5V	(2.15A)	(6A)
+5VS	(5.28A)	
+5VA (LDO5)	(0.02A)	
+3VAO	(0.12A)	
+VCCP	(22.75A)	(6A)
+1.1VS	(10A)	(8A)
+1.5V	(3.411A)	(2A)
+1.8VS	(3.6A)	(6A)
+1.8V	(5.1855A)	
+0.9V	(0.5A)	(0.5A)
+V CORE	(40A)	(40A)

VR_VID0-VR_VID6, H_DPRSTP#,
MCH_OK, PM_DPRSLEPR, PM_PSI#,
VCCSENSE, VSSSENSE, STP_CPU#,
PWR_MON

