



# LZ3/LZ3A (Z580) Intel Chief River Platform (Optimus) Block Diagram



<b>FAN / THERMAL</b> Page 29
<b>REGULATOR (DDR3)</b> 1.5VSUS, 0.75VSMDRR_VTERM, 1.5V 1.5V_GPU, 1.5V_CPU Page 37
<b>REGULATOR</b> +1.05V_VTT, +1.8V Page 38
<b>DC/DC</b> 3VPCU, 5VPCU, +15V Page 36 PG 42
<b>CPU Core</b> Page 41 PG 43
<b>VGA Core Discrete</b> Page 42, 43 PG 44






**PROJECT : IZ2A**  
**Quanta Computer Inc.**


Doc: **IVY Bridge 2/4**

Date: Thursday, December 01, 2011 Sheet 3 of 43


CPU Core Power  
SNB: 55A  
IVY: 55A



CPU VGT  
SNB 45W:33A  
22uF x 12  
22uF x 4 (Reserved)






CPU VCCPL  
SNB 45W:1.5A  
330uF/76mohm x 1  
10uF x 1  
1uF x 2



CPU MCH  
SNB 45W: 5A  
330uF/76mohm x 1  
10uF x 6  
SNB: 5A  
IVY: 5A



CPU SA  
SNB 45W: 6A  
330uF/76mohm x 1  
10uF x 3




Layout note: need routing together and ALERT need together and ALERT need between CLK and DATA

SVID CLK  
Close to VR  
Place PU resistor close to CPU

SVID DATA  
Close to VR  
Place PU resistor close to CPU


SVID ALERT  
Place PU resistor close to CPU



**Processor Strapping**

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



CFG[6:5] (PCIe Port Bifurcation Straps)

- 11: (Default) x16 - Device 1 functions 1 and 2 disabled
- 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled
- 01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
- 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

**PROJECT : L2.2A**  
**Quanta Computer Inc.**

Doc Number: **IVY Bridge 4/4**

Date: Thursday, December 01, 2011 11:18 AM


Sheet 5 of 43




6,8,9,10,12,13,14,15,17,21,22,23,24,25,26,27,29,30,31,32,33,34,37,38,41,42,43	+3V
4,10,12	+3V_RTC
10,21,22,25,26,29,30,33,34	+5V
2,6,8,9,10,27,31,34	+5V_S5
2,6,8,9,10,33,34,38,43	+1.05V_PCH
6,23,24,26,27,31,32,36,38,43	+3VPCU




### RTC Circuitry(RTC)




### PCH2 (CLG)



### HDA Bus(CLG)



### PCH Dual SPI (CLG)














### PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V_ R514 ~10K_4 SPKR									
GNT3# / GPIO5	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R472 ~10K_4 PCH_GNT3#									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC_ R114 ~390K_4 PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr> <tr><td>1</td><td>1</td><td>SPI</td></tr> <tr><td>0</td><td>0</td><td>LPC</td></tr> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI	0	0	LPC	<p><b>Default weak pull-up on GNT0/1#</b> <b>[Need external pull-down for LPC BIOS]</b></p> R471 ~10K_4 BBS_BIT1 R209 ~10K_4 BBS_BIT0
GNT1#	GNT0#	Boot Location											
1	1	SPI											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		+3V_S5_ R811 ~10K_4 ACZ_SDOOUT_8									
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	+3V_S5_ R514 ~2.2K_4 +1.8V R515 ~10K_4 DF_TV3_9 R516 ~10K_4 PCH_INVRMEN_2									
DF_TV3	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R514 ~2.2K_4 +1.8V R515 ~10K_4 DF_TV3_9 R516 ~10K_4 PCH_INVRMEN_2									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R400 ~10K_4 PLL_OVRLEN_9									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_S5_ R413 ~1K_4 ACZ_SYNC_R									
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	ITPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V_ R181 ~10K_4 PCH_SPI_S1									
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										


**PROJECT : I.22A**  
**Quanta Computer Inc.**

Doc# Thursday, December 17, 2015


Cougar Point-M/Panther Point (PCI,USB,NVRAM)








GPIO Pull-up/Pull-down(CLG)



Board ID For Function	ID1 GPIO6	ID2 GPIO16	ID3 GPIO13
SDV	0	0	0
SIV	0	0	1
SIT	0	1	0
SVT	0	1	1
SOVP	1	0	0







Board ID use below GPIO:  
BOARD\_ID1  
BOARD\_ID2  
BOARD\_ID3

L21, L22, L23



Arvin Wang update table on 9/19 14:12

L22	BOARD_ID0 GPIO 71	SYSTEM_ID0 GPIO 34	SYSTEM_ID1 GPIO 24
6 Layer	0	0	1
8 Layer	1	0	1



FDI TERMINATION VOLTAGE OVERRIDE  
LOW - Tx, Rx terminated to same voltage

DMT TERMINATION VOLTAGE OVERRIDE  
Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

BIOS RECOVERY  
High = Disable (Default)  
Low = Enable

MFG-TEST  
MFG\_MODE

**PROJECT : L22A**  
Quanta Computer Inc.

Size	Document Number	Rev
	Panther Point 4/6	1A

Date: Thursday, December 01, 2011 Sheet 9 of 43



Cougar Point/Panther Point (GND)

U191

HE	VSS0	
AA17	VSS11	
AA2	VSS21	
AA3	VSS3	
AA34	VSS4	
AA4	VSS5	
AA11	VSS6	
AB14	VSS7	
AB3	VSS8	
AB4	VSS9	
AB5	VSS10	
AB6	VSS11	
AB7	VSS12	
AC19	VSS13	
AC2	VSS14	
AC3	VSS15	
AC4	VSS16	
AC33	VSS17	
AC34	VSS18	
AC48	VSS19	
AD10	VSS20	
AD11	VSS21	
AD12	VSS22	
AD13	VSS23	
AD19	VSS24	
AD24	VSS25	
AD26	VSS26	
AD27	VSS27	
AD33	VSS28	
AD34	VSS29	
AD36	VSS30	
AD37	VSS31	
AD38	VSS32	
AD4	VSS33	
AD40	VSS34	
AD42	VSS35	
AD43	VSS36	
AD45	VSS37	
AD46	VSS38	
AD8	VSS39	
AE2	VSS40	
AE3	VSS41	
AF10	VSS42	
AF12	VSS43	
AF14	VSS44	
AF16	VSS45	
AF18	VSS46	
AF19	VSS47	
AF24	VSS48	
AF26	VSS49	
AF27	VSS50	
AF29	VSS51	
AF31	VSS52	
AF38	VSS53	
AF4	VSS54	
AF42	VSS55	
AF46	VSS56	
AF5	VSS57	
AF7	VSS58	
AF8	VSS59	
AG19	VSS60	
AG2	VSS61	
AG31	VSS62	
AG48	VSS63	
AG49	VSS64	
AH11	VSS65	
AH3	VSS66	
AH38	VSS67	
AH39	VSS68	
AH6	VSS69	
AH2	VSS70	
AH6	VSS71	
AH7	VSS72	
A19	VSS73	
A21	VSS74	
A24	VSS75	
A33	VSS76	
A34	VSS77	
AK12	VSS78	
AK3	VSS79	

CPT\_PPT\_Rev.0p5



U191

AY4	VSS159	
AY42	VSS160	
AY46	VSS161	
AY8	VSS162	
B11	VSS163	
B15	VSS164	
B18	VSS165	
B27	VSS166	
B31	VSS167	
B33	VSS168	
B39	VSS169	
B7	VSS170	
F4C	VSS171	
F4C	VSS172	
FB16	VSS173	
FB20	VSS174	
BB22	VSS175	
BB24	VSS176	
BB25	VSS177	
BB30	VSS178	
BB30	VSS179	
BB4	VSS180	
BB49	VSS181	
BC14	VSS182	
BC18	VSS183	
BC2	VSS184	
BC22	VSS185	
BC22	VSS186	
BC2	VSS187	
BC3	VSS188	
BC34	VSS189	
BC34	VSS190	
BC40	VSS191	
BC42	VSS192	
BC46	VSS193	
BC5	VSS194	
BC5	VSS195	
BE22	VSS196	
BE26	VSS197	
BE40	VSS198	
BE10	VSS199	
BE12	VSS200	
BE16	VSS201	
BE20	VSS202	
BE22	VSS203	
BE24	VSS204	
BE26	VSS205	
BE28	VSS206	
BE30	VSS207	
BE30	VSS208	
BE38	VSS209	
BE40	VSS210	
BE42	VSS211	
BE42	VSS212	
BE44	VSS213	
BE44	VSS214	
BE46	VSS215	
BE46	VSS216	
BE48	VSS217	
BE48	VSS218	
BE50	VSS219	
BE50	VSS220	
BE52	VSS221	
BE52	VSS222	
BE54	VSS223	
BE54	VSS224	
BE56	VSS225	
BE56	VSS226	
BE56	VSS227	
BE58	VSS228	
BE58	VSS229	
BE58	VSS230	
BE58	VSS231	
BE58	VSS232	
BE58	VSS233	
BE58	VSS234	
BE58	VSS235	
BE58	VSS236	
BE58	VSS237	
BE58	VSS238	
BE58	VSS239	
BE58	VSS240	
BE58	VSS241	
BE58	VSS242	
BE58	VSS243	
BE58	VSS244	
BE58	VSS245	
BE58	VSS246	
BE58	VSS247	
BE58	VSS248	
BE58	VSS249	
BE58	VSS250	
BE58	VSS251	
BE58	VSS252	
BE58	VSS253	
BE58	VSS254	
BE58	VSS255	
BE58	VSS256	
BE58	VSS257	
BE58	VSS258	

CPT\_PPT\_Rev.0p5



H46	VSS259	
K18	VSS260	
L26	VSS261	
R39	VSS262	
R46	VSS263	
T7	VSS264	
L18	VSS265	
L20	VSS266	
L26	VSS267	
L28	VSS268	
L48	VSS269	
M12	VSS270	
M12	VSS271	
M18	VSS272	
M22	VSS273	
M24	VSS274	
M30	VSS275	
M32	VSS276	
M34	VSS277	
M38	VSS278	
M4	VSS279	
M42	VSS280	
M46	VSS281	
M6	VSS282	
M18	VSS283	
M8	VSS284	
P30	VSS285	
P11	VSS286	
P16	VSS287	
T33	VSS288	
T40	VSS289	
T42	VSS290	
T48	VSS291	
T48	VSS292	
T7	VSS293	
T8	VSS294	
T8	VSS295	
T8	VSS296	
T8	VSS297	
T8	VSS298	
T8	VSS299	
T8	VSS300	
T8	VSS301	
T8	VSS302	
T8	VSS303	
T8	VSS304	
T8	VSS305	
T8	VSS306	
T8	VSS307	
T8	VSS308	
T8	VSS309	
T8	VSS310	
T8	VSS311	
T8	VSS312	
T8	VSS313	
T8	VSS314	
T8	VSS315	
T8	VSS316	
T8	VSS317	
T8	VSS318	
T8	VSS319	
T8	VSS320	
T8	VSS321	
T8	VSS322	
T8	VSS323	
T8	VSS324	
T8	VSS325	
T8	VSS326	
T8	VSS327	
T8	VSS328	
T8	VSS329	
T8	VSS330	
T8	VSS331	
T8	VSS332	
T8	VSS333	
T8	VSS334	
T8	VSS335	
T8	VSS336	
T8	VSS337	
T8	VSS338	
T8	VSS339	
T8	VSS340	
T8	VSS341	
T8	VSS342	
T8	VSS343	
T8	VSS344	
T8	VSS345	
T8	VSS346	
T8	VSS347	
T8	VSS348	
T8	VSS349	
T8	VSS350	
T8	VSS351	
T8	VSS352	

PROJECT : I.Z.2A  
**Quanta Computer Inc.**  
 Panther Point 6/6  
 Date: Thursday, December 01, 2011 Sheet 11 of 43














Table 17. Default GPU Drive Calibration for DDR3

Memory/PKG	FBVDDQ	FBAL_PU_GND	FBAL_PD_VDDQ	FBAL_TERM_GND
DDR3	15 V	42.0 D	40.2 D	51.1 D


Note: Refer to the Product Update Notification (PUN) for each specific GPU for final Driver Calibration values.

CALIBRATION PIN		DR3
FB_CK1_PU_VDDQ		40.2
FB_CK1_TERM_GND		42.2
FB_CK1_TERM_GND	S1.1	









Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	XCLK_417	FB_3_SDR_5IDE	VGA_DEVICE
ROM_SCLK	PCI_DEVIO[4]	S0B_VINDOR	SLOTT_CLK_CFG
ROM_SI	RAMCFG[0]	RAMCFG[1]	RAMCFG[2]
STRAP0	USER[3]	USER[2]	USER[1]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]
STRAP2	PCI_DEVIO[3]	PCI_DEVIO[2]	PCI_DEVIO[1]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED
STRAP4	RESERVED	PCI_SPEED_CHANGE_GEN3	PCI_MAX_SPEED

Resistance	Quanta PN	DESCRIPTION
4.99K_F_4	CS2492F826	RES CHIP 4.99K 1/16W +/-1%(0402)
10K_F_4	CS2502F826	RES CHIP 10K 1/16W +/-1%(0402)
15K_F_4	CS1502F824	RES CHIP 15K 1/16W +/-1%(0402)
20K_F_4	CS2002F829	RES CHIP 20K 1/16W +/-1%(0402)
24.9K_F_4	CS2492F816	RES CHIP 24.9K 1/16W +/-1%(0402)
30K_F_4	CS3002F813	RES CHIP 30K 1/16W +/-1%(0402)
34.8K_F_4	CS3482F822	RES CHIP 34.8K 1/16W +/-1%(0402)
45.3K_F_4	CS4532F818	RES CHIP 45.3K 1/16W +/-1%(0402)



**VRAM Configuration Table**      **ROM\_SI Strap Bit for RAM Mapping**

VRAM Configure	Quanta PN(Q buy)	Quanta PN(W buy)	Vendor PN	RAMCFG [3:0]	ROM_SI
900MHz 2GB(128M*16) Samsung	AKDSMGWT500		K4W2G1646C-HC11	0x7(0111)	R87 (45.3K ohm)
900MHz 2GB(128M*16) Hynix	AKDSMGWT500		H5TQ2G63FR-11C	0x6(0110)	R87 (34.8K ohm)
900MHz 1GB(64M*16) Samsung	AKDSMGWT502		K4W1G1646C-BC11	0x3(0011)	R87 (20K ohm)
900MHz 1GB(64M*16) Hynix	AKDLS2WT502		H5TQ1K43DFR-11C	0x2(0010)	R87 (15K ohm)

Res	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

**GPU Model Strap Table**

GPU Model	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N13M-GE1-A1 (GF119)	R73 (20K ohm) PU	R77 (4.99K ohm) PU	R382 (45.3K ohm) PU	R41 (34.8K ohm) PD	R47 (4.99K ohm) PU	R52 (4.99K ohm) PD	R56 (10K ohm) PD
N13P-GL-A1 (GF108)	R73 (10K ohm) PU	R76 (15K ohm) PD	R383 (45.3K ohm) PU	R41 (45.3K ohm) PD	R47 (10K ohm) PU	NA	NA
N13P-GS-A2 (GK107)	R69 (10K ohm) PU	R77 (4.99K ohm) PU	R383 (45.3K ohm) PU	R41 (34.8K ohm) PD	R42 (15K ohm) PD	R52 (4.99K ohm) PD	R56 (10K ohm) PD





Q4, Q43, R81, R104	R29, R102, R105, R463
N13P-GS	Unstuffed
N13P-GL	Stuffed
N13M-GE1	Unstuffed

**Table 5. Stuffing Options**

GPU	Signal/Rail	Stuffing Option
N13P-GT/GS-LP, N14P-Q1-Q3	IDC and GPIO	No stuff FET Stuff 0Ω bypass resistor
3VMISC		Stuff FET
Other N13P and N13M	IDC and GPIO	Stuff FET No stuff 0Ω bypass resistor
3VMISC		Stuff FET Stuff 0Ω bypass resistor

**NVDD Table**

	N13M-GE1-A1 (GF119)	N13P-GL-A1 (GF108)	N13P-GS-A1 (GK107)
	NVDD (0.9V)	NVDD (0.95V)	NVDD (0.9V)
GPU_VID0	0 (R66)	0 (R66)	0 (R66)
GPU_VID1	0 (R62)	0 (R62)	0 (R62)
GPU_VID2	0 (R58)	1 (R59)	0 (R58)
GPU_VID3	0 (R57)	1 (R54)	0 (R57)
GPU_VID4	1 (R71)	0 (R49)	1 (R71)
GPU_VID5	1 (R385)	1 (R385)	1 (R385)



**GPIO ASSIGNMENTS**

GPIO pin	Normal Function	I/O	Functional Description
GPIO0	GPU_VID4	O	GPU Core VID4
GPIO1	GPU_VID3	O	GPU Core VID3
GPIO2	LCD_BL_PWM	O	Panel Backlight PWM Brightness Control
GPIO3	LCD_VCC or PS1	O	Panel Power Enable or Phase-Shedding
GPIO4	LCD_BL_EN	O	Panel Backlight Enable
GPIO5	GPU_VID1	O	GPU Core VID1
GPIO6	GPU_VID2	O	GPU Core VID2
GPIO7	3D Vision	O	3D Vision Left/Right signal
GPIO8	OVERST	I/O	Active Low Thermal Catastrophic Over Temperature
GPIO9	ALERT	I/O	Active Low Thermal Alert
GPIO10	MEM_VREF_CTL	I/O	Memory VREF Control
GPIO11	GPU_VID0	O	GPU Core VID0
GPIO12	PWR_LEVEL	I	AC power detect or power supply overload input
GPIO13	GPU_VID5	O	GPU Core VID5
GPIO14	HPD_AB	I	Hot Plug Detect for HPAB
GPIO15	HPD_C	I	Hot Plug Detect for HPC
GPIO16	PSI or MEM_VDD_CTL	O	Phase Shedding or Memory VDD VID
GPIO17	HPD_D	I	Hot Plug Detect for HPD
GPIO18	HPD_E	I	Hot Plug Detect for HPE
GPIO19	HPD_F	I	Hot Plug Detect for HFF
GPIO20	Reserved		
GPIO21	Reserved		

**Table 2. GB4-128 Ballout Compatibility**

Ball Number	N13P-PE5/GL-N51 Signal Names	N13M-GE1 Signal Names	N13P-GV / N13M-GS Signal Names	Comment
L3	CEC	NC	NC	Place a 10k pull-up to 3V3 on N13P-PE5/GL/H51.

14.17.43 +3V\_GPU  
17 +3V\_NVMISC  
14.33.42 GFX\_CORE











Table 5. Stuffing Options

GPU	Signal/Rail	Stuffing Option
H13P-GT/-GS-LP, H14P-Q11-Q3	I2C and GPIO	No stuff FET
	3V3MISC	Stuff FET
Other H13P and H13M	I2C and GPIO	No stuff 00 bypass resistor
	3V3MISC	Stuff FET

**PROJECT : L22A**  
**Quanta Computer Inc.**






Rev 1A

Date: Thursday, December 01, 2011 Sheet 18 of 43





PROJECT : L2.2A  
**Quanta Computer Inc.**  
Nvidia-N13P GB4-128(VRAM-1)  
Date: Thursday, December 01, 2011 Sheet 19 of 43





Layout Note:  
Setting R,G,B trace  
impedance to 50 ohm.

7,10,21,25,26,29,30,33,34 +5V  
6,7,8,9,10,12,13,14,15,17,21,23,24,25,26,27,29,30,31,32,33,34,37,38,41,42,43 +3V











Place near  
U37,U38 < 200 mil

Place near CN5002 connector  
< 200 mil


**PROJECT : LZ2A**  
**Quanta Computer Inc.**

Size	Account Number	Rev
Custom	CRT CONN	1A
Date:	Thursday, December 01, 2011	Sheet 22 of 43












## Codec Power(ADO)




## Earphone(AMP)





## System MIC(AMP)



## Speaker(AMP)



## PC BEEP



**PROJECT : IZ2A**


**Quanta Computer Inc.**

Rev: 1A


Account Number: **ALC269/MIC/Line out**

Date: **Monday, December 16, 2011** Page: **25** of **43**

SATA HDD Connector.










SATA ODD Connector.





7,10,21,22,25,29,30,33,34	+5V
31,32,33,34,37,38,41,42,43	+3V
10,36,35,36,37,38,39,40,41,42,43	+5VPCU
6,7,23,24,27,31,32,34,35,36,40	+3VPCU



**PROJECT : LZ2A**  
**Quanta Computer Inc.**  
 Doc: SATA HDD/CD-ROM  
 Date: Thursday, December 01, 2011 Sheet 26 of 43



USB3.0\*2



USB2.0\*1




**PROJECT : LZ2A**  
**Quanta Computer Inc.**

Size	Document Number	Rev
Custom	<b>USB3.0 *1</b>	1A
Date:	Thursday, December 01, 2011	Sheet 28 of 43




CCD BOARD




6,7,8,9,10,12,13,14,15,17,21,22,23,24,25,26,27,29,31,32,33,34,37,38,41,42,43 +3V  
7,10,21,22,25,26,29,33,34 +5V  
23,26,34,36,43 +15V




BLUETOOTH



Touch pad







MMB



**PROJECT : LZ2A**  
**Quanta Computer Inc.**

Size	Account Number	Rev
Custom	CCD/TP/BT/MMB	1A
Date:	Thursday, December 01, 2011	Sheet 30 of 43






**PROJECT : LZ2A**

**Quanta Computer Inc.**

Sta	Account Number	Rev
Custom	KB/PB/LED/CRB	1A
Date:	Friday, December 02, 2011	Sheet 31 of 43

6.7,8,9,10,12,13,14,15,17,21,22,23,24,25,26,27,29,30,31,34,35,36,40, 43VPCU  
7.10,21,22,25,26,29,30,33,34, 45V  
8.7,8,9,10,12,13,14,15,17,21,22,23,24,25,26,27,29,30,31,34,35,37,38,41,42,45, 45V






Project	PU/PD
Z380 (L21)-INTL	PU
Z480 (L22)-INTL	PU
Z485 (L22)-AMD	PU
Z580 (L23)-INTL	PD
Z585 (L23)-AMD	PD







Screw for ME



For ESD





For EMI





PROJECT : LZ2A  
 Quanta Computer Inc.  
 Size B Document Number HOLD/SKEW/ESD/EMI Rev 1A  
 Date: Thursday, December 01, 2011 Sheet 33 of 43


- 10,35,36,37,38,39,40,41,42,43 +5VPCU
- 7,10,21,22,25,26,29,30,33 +5V
- 6,7,8,9,10,12,13,14,15,17,21,22,23,24,25,26,27,29,30,31,32,33,37,38,41,42,43 +3V
- 23,26,30,36,43 +15V
- 6,7,23,24,26,27,31,32,35,36,40 +3VPCU
- 2,6,7,8,9,10,27,31 +3V\_S5
- 10,23,26,28,31,33 +5V\_S5
- 2,4,10,12,13,33,37,43 +15V\_SUS
- 2,4,6,7,8,10,33,35,45 +1.8V\_PCH
- 2,4,33 LANVCC
- 12,13,37 +0.75V\_DDR\_VTT
- 47,10,33,40 +1.8V
- 4,33,39 +0.85V



3V\_S5, 5V\_S5




LANVCC






23,33,35,37,38,39,41,42	VIN
	5V_AL
	3V_AL
	REF
10,34,35,37,38,39,40,41,42,43	+5VPCU
	+15V
23,26,30,34,43	+5VPCU
6,7,23,24,28,27,31,32,34,36,40	+3VPCU



**PROJECT : LZ2A**  
**Quanta Computer Inc.**

Size	Account Number	Rev
	3V/5V (TPS51123ARGER)	
Date:	Thursday, December 01, 2011	Sheet 36 of 44

12,13,34 +0.75V\_DDR\_VTT  
23,33,35,36,38,39,41,42 VIN  
2,4,10,12,13,33,34,43 +1.5V\_SUS





+0.75V\_DDR\_VTT  
TDC : 1A

+1.5V\_SUS  
Fs=300K  
TDC :16A  
Imax :19A  
OCP :22A

Place these CAPs  
close to FETs


PROJECT : LZ2A  
**Quanta Computer Inc.**  
 Document Number  
**DDR3/0.75V (TPS51216)**  
 Date: Thursday, December 01, 2011 Sheet 37 of 44





**+1.05V\_PCH**  
 Fs=400K  
 TDC :16A  
 I<sub>max</sub> :19A  
 OCP :22A


Place these CAPs close to FETs



**PROJECT : L2.2A**  
**Quanta Computer Inc.**

Rev	Document Number	Rev
1	+1.05V_PCH	1

Date: Thursday, December 01, 2011 Sheet 38 of 44



Place these CAPs close to FETs


+0.85V  
 Fs=300K  
 TDC:4A  
 Imax:6A  
 OCP:8A

G0	G1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

default 0.9V

PROJECT : LZ2A  
**Quanta Computer Inc.**  
 Document Number  
**VCCSA (RT8241A)**  
 Date: Thursday, December 01, 2011 Sheet 39 of 44

10,34,35,36,37,38,39,41,42,43 +5VPCU  
 6,7,23,24,25,27,31,32,34,35,36 +3VPCU  
 4,7,10,33,34 +1.8V




<b>PROJECT : LZ2A</b>		
<b>Quanta Computer Inc.</b>		
Size	Account Number	Rev
	1.8V (TPS54318)	
Date:	Thursday, December 01, 2011	Sheet 40 of 44








6,7,8,9,10,12,13,14,15,17,21,22,23,24,25,26,27,29,30,31,32,33,34,37,38,41,43,45  
 10,34,35,36,37,38,39,40,43,45  
 4,33,41  
 10,34,35,36,37,38,39,40,43,45  
 4,33,41  
 23,33,35,36,37,38,39,41  
 VN  
 4,33,41  
 WVC, GFX  
 4,33,41  
 WVC, GFX  
 WVC, CORE




	PR44	PC14	OCP
N13P-GS	C821472F821(1.47K)	Stuff	TDC : 30A Imax : 40A OCP : 50A
N13P-GL			
N13M-GE1	C821272F815(1.27K)	Unstuff	TDC : 20A Imax : 25A OCP : 30A

**PROJECT : I22A**  
**Quanta Computer Inc.**  
 Document Number: DGPU (ISL62882C) 2 Phase  
 Date: Tuesday, December 01, 2010 Sheet 42 of 44

6,7,8,9,10,12,13,14,15,17,21,22,23,24,25,26,27,29,30,31,32,33,34,37,38,41,42 14,17,18  
 10,34,35,36,37,38,39,40,41,42 +3V\_GPU  
 +3V\_GPU  
 14,15,18,20,33 +3V\_PCU  
 22,25,30,34,36 +1.5V\_GPU  
 2,4,10,12,13,33,34,37 +1.5V\_SUS  
 14,15,16,33 +1.05V\_GFX\_PCIE  
 2,4,6,7,8,10,33,34,38 +1.05V\_PCH



PROJECT : L2.2A  
**Quanta Computer Inc.**  
 Document Number GPU  
 Date: Thursday, December 01, 2011 Sheet 43 of 44



PROJECT L&1  
**Quanta Computer Inc.**  
 Power Sequence Diagram  
 Date: 10/26/2011

[www.s-manuals.com](http://www.s-manuals.com)