


- USB BD
- I/O BD
- CRT BD
- Power BD
- Finger Printer BD
- AV BD
- BT BD



# LA46 UMA Block Diagram

LA46-UMA-1\_0104

Project Code: 91.4GV01.001

PCB(Raw Card): 09922-1

PCB LAYER	
L1:	Top
L2:	VCC
L3:	Signal
L4:	Signal
L5:	GND
L6:	Bottom

CPU DC/DC ISL62882 38, 39	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE

SYSTEM DC/DC TPS51123 40	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC RT8209E 41	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3

SYSTEM DC/DC RT8209E 41	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0

SYSTEM DC/DC RT8209E 42	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

LDO RT9025 43	
INPUTS	OUTPUTS
3D3V_S5	1D6V_S0

LDO RT9026 43	
INPUTS	OUTPUTS
1D5V_S3	0D75_S0 DDR_VREF_S3

SYSTEM DC/DC ISL62881 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE

CHARGER BQ24745 46	
INPUTS	OUTPUTS
DCBATOUT	BT+

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C.

Title <b>Block Diagram</b>		
Size	Document Number <b>LA46-UMA</b>	Rev 1
Date: Monday, January 18, 2010	Sheet 1 of 48	


# Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01k Ohm/5% resistor. Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

# PCH Strapping


Name	Schematics Notes
SFKR	Reboot option at power-up Default Mode: Internal weak pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_SVB	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable MB in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_ENH /GPIO133	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

# Sequence AC











PLANAR\_ID[1..0]

KBC GPin	31	23	Planar ID Version	Planar PCB Version
PLANAR_IDn	1	0	LA46_UMA-SA	SA
	0	0	LA46_UMA-SB	SB
	0	1	LA46_UMA-SC	SC
	1	0	LA46_UMA-1	-1





**緯創資通** Wistron Corporation  
21F, 88, Sec. 1, San Tai Wu Rd., Hsinchu, Taipei Hsien 301, Taiwan, R.O.C.

File	Reference	Rev
AZ	Document Number <b>LA46-UMA</b>	1
Date:	Monday, January 18, 2010	Sheet 2 of 48




FSC	0	1
SPEED	133MHz (Default)	100MHz







**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C

Title		
<b>CLKGEN.</b>		
Size	Document Number	Rev
A3	<b>LA46-UMA</b>	1
Date: Monday, January 18, 2010		
Sheet 3 of 48		












Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksville VTT=1.1V








NCTF TEST PIN:  
 A35, AT1, AR35, BL, A3, A33, A34, AP1, AP35,  
 AR1, AR35, AT2, AT3, AT33, AT34, B35, C1, C35





PCI-Express Configuration Select	
CFG0	1: Single PEG 0: Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1: Normal Operation 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...


CFG4 - Display Port Presence	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor.  Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW/33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.

**緯創資通** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C

Title		
<b>CPU(77)-RESERVED</b>		
Size	Document Number	Rev
A3	<b>LA46-UMA</b>	1
Date:	Monday, January 18, 2010	Sheet 10 of 48


3 Close to PCH on top side.



2 between CPU, PCH on bottom side


CPU TEMP:

H\_THERMDA and H\_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.




1 CPU backside or inside the socket


### 4 WIRE PWM Fan Control circuit














Wistron Corporation 21F, 8F, Sec. 1, 34th Tai Wu Rd., Hsichong, Taipei Hsien 221, Taiwan, R.O.C	
File <b>Thermal SMSC2103</b>	
Size 1 A2	Document Number <b>LA46-UMA</b>
Date Monday, January 18, 2010	Sheet 11 of 48





Note:  
 If SA0 DIM0 = 0, SA1\_DIM0 = 0  
 SO-DIMMA SPD Address is 0xA0  
 SO-DIMMA TS Address is 0x30  
 If SA0 DIM0 = 1, SA1\_DIM0 = 0  
 SO-DIMMA SPD Address is 0xA2  
 SO-DIMMA TS Address is 0x32







integrated VccSus1_05,VccSus1_5,VccCl1_5		
INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCl1_05		
LAN100_SLP	High=Enable	Low=Disable



Title		PCH (1/9)-SATA / SPI / LPC	
Size	A3	Document Number	LA46-UMA
Date:	Monday, January 18, 2010	Sheet	14 of 48


緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C

LAN







MINICARD1

MINICARD2

NEW CARD



-1 1230




**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C






Title: **PCH (2/9)-PCIE / SMBUS / CLK**

Size: A3 Document Number: **LA46-UMA** Rev: 1

Date: Monday, January 18, 2010 Sheet: 15 of 48







System Power Management



<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec. 1, Heish Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C	
Title			
<b>PCH (3/9)-DMI / FDI / PM</b>			
Size	Document Number		Rev
A3	<b>LA46-UMA</b>		1
Date:	Monday, January 18, 2010	Sheet	16 of 48





Digital Display Interface





緯創資通 Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C





Title: PCH (4/9)-LVDS / CRT

Size: A3 Document Number: LA46-UMA Rev: 1

Date: Monday, January 18, 2010 Sheet: 17 of 48



PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC(Default)
1	0	Reserved
0	1	PCI
1	1	SPI




**DMI Termination Voltage**

NV_CLE	Set to Vss when low. Set to Vcc when high.
--------	---

Danbury Technology:  
Disabled when Low.  
Enable when High.

Pair	Device
0	NC
1	USB3
2	USB1
3	WLAN
4	Card Reader
5	WWAN
6	Disable (HM55)
7	Disable (HM55)
8	USB2
9	Blue Tooth
10	Finger Print
11	NC
12	Express Card
13	Camera






A16 swap override Strap/Top-Block  
Swap Override jumper

PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default
-----------	---

GPIO8 has a weak[20K] internal pull up.  
No need to have external pull down/up.  
GPIO8 pin set to high at reset.

GPIO15 has a weak[20K] internal pull down.  
No need to have external pull up/down.  
GPIO 15 pin is set to low at reset.  
Low : ME Crypto TLS with no confidentiality  
High : ME Crypto TLS with confidentiality

GPIO27 has a weak[20K] internal pull up.  
To enable on-die PLL Voltage regulator,  
should not place external pull down.





**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C

Title: **PCH (6/9)-GPIO/VSS\_NCTF/RSVD**



Size A3 Document Number **LA46-UMA** Rev 1

Date: Monday, January 18, 2010 Sheet 19 of 48





<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C	
Title			
<b>PCH (8/9)-PWR_2</b>			
Size		Document Number	
A3		<b>LA46-UMA</b>	
Date:		Rev	
Monday, January 18, 2010		1	
Sheet		of	
21		48	



<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec. 1, Heish Tai Wu Rd., Heishih, Taipei Hsien 221, Taiwan, R.O.C	
Title			
<b>PCH (9/9)-VSS</b>			
Size	Document Number		Rev
A3	<b>LA46-UMA</b>		1
Date:	Monday, January 18, 2010	Sheet	22 of 48

D


C

B


A


<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 8F, Sec. 1, 3 <sup>rd</sup> Flr, Tai Wu Rd., Hsichup, Taipei Hsien 221, Taiwan, R.O.C	
File: N/A			
Size: AZ	Document Number: LA48038A		Rev: 1
Date: Monday, January 18, 2010		Sheet: 23	of 48

# LCD/INVERTER/CCD CONN




## CAMERA POWER




 <b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C
Title		
<b>LCD &amp; CCD</b>		
Size	Document Number	Rev
A3	<b>LA46-UMA</b>	1
Date:	Monday, January 18, 2010	Sheet 24 of 48




















### DDC\_CLK & DATA level shift



<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F,88,Sec.1,Hsin Tai Wu Rd.,Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C	
Title			
<b>CRT</b>			
Size	Document Number		Rev
A3	<b>LA46-UMA</b>		1
Date: Monday, January 18, 2010			
		Sheet	25 of 48
		1	



<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec. 1, Heishan Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C	
Title: <b>HDMI</b>			
Size: A3	Document Number: <b>LA46-UMA</b>	Rev: 1	
Date: Monday, January 18, 2010	Sheet: 26	of 48	



<Variant Name>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd, Hsinchu, Taipei Hsin 321, Taiwan, R.O.C


Title AUDIO CODEC ALC269Q-VB

Size LA46-UMA


Date: Monday, January 18, 2010 Sheet 27 of 48

Rev 1


# SATA Connector



# ODD Connector














SB 1016



緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C

Title		HDD & ODD	
Size	Document Number	Rev	
A3	LA46-UMA	1	
Date:	Monday, January 18, 2010	Sheet	28 of 48



<Variant Name>


**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C

Title: **LAN AR8131/8132**



Size A3 Document Number: **LA46-UMA**

Date: Monday, January 18, 2010 Sheet 29 of 48


- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.




# LAN Connector




<Variant Name>

 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C	
Title	
<b>LAN CONN</b>	
Size	Document Number
A3	<b>LA46-UMA</b>
Date:	Monday, January 18, 2010
Sheet	30 of 48
Rev	1


# MOVE MINI CARD TO I/O BOARD




<Variant Name>

 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C	
Title	
<b>IO CONN</b>	
Size	Document Number
A3	<b>LA46-UMA</b>
Date:	Monday, January 18, 2010
Sheet	31 of 48
Rev	1


Should be in DC-IN board



### USB x 2 Connector




### Bluetooth Power




<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C	
Title			
<b>USB &amp; BT</b>			
Size	Document Number	Rev	
A3	<b>LA46-UMA</b>	1	
Date:		Sheet	
Monday, January 18, 2010		32 of 48	










TOP VIEW



Power and LED Board



<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C	
Title	
<b>LED_POWERBD CONN</b>	
Size	Document Number
A3	<b>LA46-UMA</b>
Date:	Rev
Monday, January 18, 2010	1
Sheet	of
6	48

SB 1016

POWER LED

CHARGER LED2

CHARGER LED1

WLAN\_LED

Touch Pad LED

-1 0106






-1 0112

sc 1117  
Change net

sc 1209

Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C



Title	
<b>LED_POWERBD CONN</b>	
Size	Document Number
A3	<b>LA46-UMA</b>
Date:	Rev
Monday, January 18, 2010	1
Sheet	of
6	48



STMicro LIS344L: 74.00034.0BZ  
ADXL335 : 74.00335.0BZ



ADXL322		
LIS244AL	No Accel	
LIS344L		
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM

Layout Comment :  
(1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.  
(2) Avoid routing under DCDC switching area.







SB 1009  
TP\_CLK and TP\_Data swap  
TP\_L and TP\_R swap.



# Run Power




## CHECK











<Variant Name>

 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C	
Title	
<b>ISL62882 CPU CORE ( 2 of 2 )</b>	
Size	Document Number
A3	<b>LA46-UMA</b>
Date:	Monday, January 18, 2010
Sheet	38 of 48
Rev	1



$$V_{out} = 2 * (1 + R1 / R2)$$


	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2

<Variant Name>


**緯創資通** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C

Title		<b>TPS51123 5V/3D3V</b>	
Size	Document Number		
Customer	<b>LA46-UMA</b>		
Date:	Monday, January 18, 2010	Sheet	39 of 48

# RT8209E for 1D5V




# RT8209E for 1D05V





# RT8209E for 1D05V\_VTT



Freq=360KHz

<Variant Name>


**緯創資通** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: **RT8209E\_1D05V\_VTT**


Size: Document Number  
 Customer: **LA46-UMA**

Date: Monday, January 16, 2010 Sheet 41 of 48 Rev 1

### RT9025 for 1D8V\_S0






### RT9026 for 0D75V\_S3



<Variant Name>

 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C	
<b>Title</b> RT9025 1D8V/RT9026 0D75	
<b>Size</b> Custom	<b>Document Number</b> LA46-UMA
<b>Date</b> Monday, January 18, 2010	<b>Rev</b> 1



I<sub>omax</sub>=15A  
OCP>23A

<Variant Name>

		<b>Wistron Corporation</b>	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Jhsichih, Taipei Hsien 221, Taiwan, R.O.C	

Title <b>ISL6281 +VCC_GFXCORE</b>		
Doc Number	LA46-UMA	
Customer	LA46-UMA	
Date	Monday, January 18, 2010	Sheet 43 of 48

Rev 1

5

4

3

2

1

D

C

B

A

<b>緯創資通</b>		<b>Wistron Corporation</b>	
<small>21F, 88, Sec. 1, 24th Tai Wu Rd., Hsinchu,</small>		<small>Taipei Hsien 221, Taiwan, R.O.C</small>	
File: <Title>			
Size	Document Number		Rev
AZ	LA4843MA		1
Date:	Monday, January 18, 2010	Sheet	44 of 48


5

4



3

2

1





<Variant Name>		
<b>緯創資通 Wistron Corporation</b>		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C		
Title		
<b>46_BQ24745_CHARGER</b>		
Size	Document Number	Rev
	<b>LA46-UMA</b>	<b>1</b>
Date: Monday, January 18, 2010		
Sheet 45 of 48		




<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C	
Title			
<b>47 AD / BATT CONN</b>			
Size	Document Number	Rev	
Custom	<b>LA46-UMA</b>	1	
Date:	Monday, January 18, 2010	Sheet	46 of 48







Near KB1 Keyboard




Near FAN1



Near RTC1



Near CRT\_CN1



Near HDMI\_CN1

