

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

# Compal confidential

## Schematics Document


Mobile Arrandale rPGA989 with  
Intel PCH (Ibex Peak-M) core logic

2009-10-23 Rev 1.0

Security Classification	Compal Secret Data			Title <b>Compal Electronics, Inc.</b>		
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Cover Sheet		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
				Custom	<b>Calpella DIS LA-4107P</b>	1.0
				Date:	Monday, November 09, 2009	Sheet 1 of 55

# Calpella Consumer 14" UMA +Switchable

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>



Security Classification		Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Calpella DIS LA-4107P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				Date	Monday, November 09, 2009
				Sheet	2 of 55


**Compal Electronics, Inc.**  
**Block Diagram**

### Voltage Rails

O MEANS ON X MEANS OFF

power plane / State	+B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +0.75VS +VCCP +CPU_CORE +1.05VS +1.8VS
S0	O	O	O	O
S1	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

### Symbol Note :



@ :	means just reserve , no build
45@ :	means need be mounted when 45 level assy or rework stage.
BATT @ :	means need be mounted when 45 level assy or rework stage.
CONN@ :	means ME part
SG@ :	means stuff when Switchable graphic
PA@ :	Only For PA
OPP@ :	Only For OPP
DIS@ :	means stuff when DIS only
DEBUG@ :	means stuff when need Mini Card LPC debud card
8111DL@ :	means stuff for 8111DL
8103EL@ :	means stuff for 8103EL

### USB assignment:

USB-0	Right side
USB-1	Right side
USB-2	Left side(with ESATA)
USB-3	Docking
USB-4	Camera
USB-5	WLAN
USB-6	X
USB-7	X
USB-8	MiniCard(WWAN/TV)
USB-9	New card
USB-10	Cardreader
USB-11	Finger Printer
USB-12	BT

### PCIe assignment:

PCIe-1	WWAN
PCIe-2	WLAN
PCIe-3	LAN
PCIe-4	New card
PCIe-5	X
PCIe-6	X

### SATA assignment:

SATA0	HDD
SATA1	ODD
SATA2	X
SATA3	X
SATA4	ESATA
SATA5	Multit-Bay

### SMBUS Control Table

	SOURCE	XDP	BATT	Thermal Sensor	SODIMM	CLK CHIP	WLAN WWAN	M93 Thermal Sensor	NB10M-GE	Cap sensor board	NEW CARD	G sensor
SMB_EC_CK1	KB926	X	V	X	X	X	X	X	X	V	X	X
SMB_EC_DA1	KB926	X	X	X	X	X	X	X	X	X	X	X
SMB_EC_CK2	KB926	X	X	X	X	X	X	X	X	X	X	X
SMB_EC_DA2	KB926	X	X	X	X	X	X	X	X	X	X	X
SMBCLK	PCH	V	X	X	V	V	V	X	X	X	V	V
SMBDATA	PCH	X	X	X	X	X	X	X	X	X	X	X
SML0CLK	PCH	X	X	X	X	X	X	X	X	X	X	X
SML0DATA	PCH	X	X	X	X	X	X	X	X	X	X	X
SML1CLK	PCH	X	X	X	X	X	X	X	X	X	X	X
SML1DATA	PCH	X	X	X	X	X	X	X	X	X	X	X

+3VS +5VL +3VS +3VS +3VALW +5VL +3VALW +3VS

### M93 SMBUS Control Table

	SOURCE	LVDS	CRT	HDMI
D_EDID_DATA	M93	V	X	X
D_EDID_CLK	M93	X	V	X
D_CRT_DDC_DATA	M93	X	V	X
D_CRT_DDC_DATA	M93	X	X	V
HDMIDAT_VGA	M93	X	X	V
HDMICLK_VGA	M93	X	X	V

### Stencil Memo:

**PA:** PJ1, PJP903, PJP301, PJP302, PJP303, PJP304, PJP401, PJP601, PJP602, PJP603, PJP501, PJP901, PJP902

**OPP:** PJ1, PJP301, PJP302, PJP303, PJP304, PJP401, PJP601, PJP602, PJP603, PJP501, PJP901, PJP902, JP303

**Stand-off Location:** H12, H14


### PCH I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0 0
DDR SO-DIMM 1	A4	1 0 1 0 0 1 0 0
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 0
G sensor	1D	0 0 0 1 1 1 0 1

NAL70 SKUs

PCB part number

PCB DA80000GL00  
PA DAZ0BI00200  
OPP DAZ0BI00300




PCB version

A1 QV73 SA00002KV10  
B0 QLLT SA00002KV30  
B1 QMGS SA00002KV60  
B3 QMNT SA00003N730

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>

Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List	
Size	Document Number	Rev		1.0	
Customer	Capella DIS LA-4107P				
Date:	Monday, November 09, 2009	Sheet	3	of	55



<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title
<small>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. ANY USE OF THIS SHEET FOR ANY OTHER PURPOSE IS STRICTLY PROHIBITED. THIS SHEET IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Doc# Part# Date
Power delivery Capella D55 LA-107P				Rev 1.0
<small>Monday, November 09, 2009</small>				Sheet 4 of 55

# Calpella Discrete power on sequence

97.09.16.


Spec

define min Max





<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>



Security Classification	Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			<b>Compal Electronics, Inc.</b> <b>Notes List</b>	
Size	Document Number	Rev		
Custom	Calpella DIS LA-4107P	1.0		
Date:	Monday, November 09, 2009	Sheet	5	of 55




Design guide  
1.11update, PLTRST series  
resistor 1.5K, PL  
resistor 750 ohm





Layout Note: Please these resistors near Processor



2009.08.17 change the Q104 to BSS138 to follow Intel's design guid.




<https://t.me/schematics1aptop>  
<https://t.me/biosarchive>



Change PCB Footprint from ACES\_85204-02001\_2P to ACES\_88231-02001\_2P

<b>Security Classification</b>	Compal Secret Data		<b>Title</b>	<b>Compal Electronics, Inc.</b>
<b>Issued Date</b>	2008/03/13	<b>Deciphered Date</b>	2009/05/11	<b>Auburndale(1/5)-Thermal/XDP</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			<b>Documnet Number</b>	<b>Rev</b>
			Custom <b>Calpella DIS LA-4107P</b>	1.0
			<b>Date:</b> Monday, November 09, 2009	<b>Sheet:</b> 6 of 55

Layout rule trace length < 0.5"



### CFG Straps for PROCESSOR

**CFG0 @R52 1 2 3.01K 0402 1%**

PCI-Express Configuration Select

CFG0	1: Single PEG *
	0: Bifurcation enabled

Not applicable for Clarksfield Processor

**CFG3 @R54 1 2 3.01K 0402 1%**

CFG3-PCI Express Static Lane Reversal

CFG3	1: Normal Operation
	0: Lane Numbers Reversed
	15 -> 0, 14 -> 1, .... *

**CFG4 @R53 1 2 3.01K 0402 1%**

CFG4-Display Port Presence

CFG4	1: Disabled; No Physical Display Port *
	0: Enabled; An external Display Port

device is connected to the Embedded Display Port

**CFG7 @R55 1 2 3.01K 0402 1%**

Only temporary for early CFD samples (rPGA/BGA)

Only for pre ES1 sample

CFG7 MW33 PD 3.01K on CFG7 for PCIE Jitter MW41 don't staff


Security Classification	Compal Secret Data	
Issued Date	2008/03/13	Deciphered Date
		2009/05/11

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

Title		<b>Compal Electronics, Inc.</b>	
Subtitle		<b>Auburndale(2/5)-DMI/PEG/FDI</b>	
Size	Document Number	Rev	
Customer	<b>Calpella DIS LA-4107P</b>	1.0	
Date:	Monday, November 09, 2009	Sheet	7 of 55

VSS AP34  
CRB 0.9 change to GND




[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>

Security Classification	Compal Secret Data	
Issued Date	2008/03/13	Deciphered Date
		2009/05/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Title		
<b>Compal Electronics, Inc.</b>		
<b>Camilla (2/6)-DDR3 A/B CH</b>		
Size	Document Number	Rev
Custord	<b>Calpella DIS LA-4107P</b>	1.0
Date:	Monday, November 09, 2009	Sheet 8 of 55








[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>

Security Classification		Compal Secret Data		Title	
Issued Date	2008/03/13	Deciphered Date	2009/05/11	Compal Electronics, Inc.	
				Suburndale(4/5)-PWR	
Size	Document Number			Rev	1.0
Custom	Capella DIS LA-4107P			Date:	Monday, November 09, 2009
			Sheet	9	of 55

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>

Security Classification		Compal Secret Data		Title	
Issued Date	2008/03/13	Deciphered Date	2009/05/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	Calpella DIS LA-4107P
				Date	Monday, November 09, 2009
				Sheet	10 of 55
				Rev	1.0






**HDA\_SYNC**  
 This signal has a weak internal pull down.  
 H=>On Die PLL is supplied by 1.5V  
 L=>On Die PLL is supplied by 1.8V

**HDA\_SDO**  
 This signal has a weak internal pull down.  
 This signal can't PU  
 \* Disable iTPM=No Stuff  
 Enable iTPM=Stuff

**HDA\_DOCK\_EN#**  
 ME debug mode, this signal has a weak internal PU  
 \* H=>security measures defined in the Flash Descriptor will be in effect (default)  
 L=>Flash Descriptor Security will be overridden

**SPI\_MOSI**  
 This signal has a weak internal pull down.  
 \* Disable iTPM=No Stuff  
 Enable iTPM=Stuff










**iTPM ENABLE/DISABLE**  
 \* Disable iTPM=No Stuff  
 Enable iTPM=Stuff





PCH Pin	RefDes	PCH JTAG		PCH JTAG	
		ES1	ES2	ES1	ES2
PCH_JTAG_TDO	R86	No Install	200ohm	No Install	No Install
PCH_JTAG_TMS	R84	No Install	100ohm	No Install	No Install
PCH_JTAG_TDI	R85	200ohm	200ohm	20Kohm	No Install
PCH_JTAG_TCK	R90	100ohm	100ohm	10Kohm	No Install
PCH_JTAG_RST#	R87	20Kohm	20Kohm	No Install	No Install
	R88	10Kohm	10Kohm	No Install	No Install

Security Classification	Compal Secret Data		Title	<b>Compal Electronics, Inc.</b>	
Issued Date	2008/03/13	Deciphered Date	2009/05/11	IBEX-M(1/6)-HDA/JTAG/SATA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Site Custom	Document Number	Rev
			Calpella DIS LA-4107P		1.0
			Date:	Monday, November 09, 2009	ISheet 11 of 55

9/11 Add for ME\_EN




Security Classification		Compal Secret Data		Title	
Issued Date	2008/03/13	Deciphered Date	2009/05/11	IBEX-M(2)6-PCI-E/SMBUS/CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Site Custom	Calpella DIS LA-4107P
Date:	Monday, November 09, 2009	Sheet	12	of	55



Security Classification		Compal Secret Data		Title	
Issued Date	2008/03/13	Deciphered Date	2009/05/11	IBEX-M(3/6)-DMI/GPIO/LVDS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Customer	Document Number	Calpella DIS LA-4107P	Rev	1.0
Date:	Monday, November 09, 2009	Sheet	13	of	55

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>



Boot BIOS Strap

PCI_GNT0#	PCI_GNT1#	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI *

	GPIO57	GPIO28
M93	High	High
M93-LP	High	Low
Park	Low	High
Park-LP	Low	Low

Al6 swap override Strap/Top-Block Swap Override jumper

Low=Al6 swap override/Top-Block Swap Override enabled  
High=Default \*

Security Classification: **Compal Secret Data**

Issued Date: 2008/03/13      Deciphered Date: 2009/05/11

Title: **IBEX-M(4/6)-PCI/USB/RVSD**



Customer: **Capella DIS LA-4107P**

Date: Monday, November 09, 2009      Sheet: 14 of 55

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>






<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

Security Classification	Compal Secret Data		Title <b>Compal Electronics, Inc.</b> <b>IBEX-M(6/6)-GND</b>
Issued Date	2008/03/13	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Site/Document Number <b>Calpella DIS LA-4107P</b> Date: Monday, November 09, 2009   Sheet 16 of 55







Add for RF

DRAMRST# <-6.1b>

Layout Note:  
Place near JDIMM1



Layout Note:  
Place near JDIMM1.203 & JDIMM1.204




2009.08.17 change the C200 to ESR 12m ohm

DDR3 SO-DIMM A  
REVERSE


<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

Security Classification	Compal Secret Data		Title	<b>Compal Electronics, Inc.</b>	
Issued Date	2008/03/13	Deciphered Date	2009/05/11	<b>DDR3-SODIMM SLOT1</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number	Rev
			Customer	<b>Capella DIS LA-4107P</b>	1.0
Date:	Monday, November 09, 2009	Sheet	17	of	55




<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

**Layout Note:**  
Place near JDIMM2




**Layout Note:**  
Place near JDIMM2.203 & JDIMM2.204



**DDR3 SO-DIMM B  
REVERSE**

Security Classification	Compal Secret Data		Title	
Issued Date	2008/03/13	Deciphered Date	2009/05/11	2009/05/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Document Number			Rev	
Calpella DIS LA-107P			1.0	
Date:	Monday, November 09, 2009	Sheet	18	of 55




**Number of Clock Outputs**


Output	Number
133MHz	2
SRC (100MHz_SS)	1
SRC/SATA (100MHz)	1
REF (14.318MHz)	1
DOT_CLK (96MHz)	1
27MHz	1
27MHz_SS	1

PIN 30	CPU_0	CPU_1
0 (default)	133MHz	133MHz
1	100MHz	100MHz



**CPU\_SEL During CK\_PEWGD Latch Pin1**




2009.10.21 change the C259, C260 to 22P




SLG8SP585 pin8 is GND (for DELL HP)  
 SLG8SP587 pin8 is 48MHz (For ABO or 030)  
 Realtek SA00002Y010  
 \* IDT SA00002Y500  
 IDT SA00002WX00



Place close to U3



Routing the trace at least 10mil




S1 Reserve low power clock generator solution


<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Clock Generator CK505	
Size	Document Number	Rev		1.0	
Date	Monday, November 09, 2009	Sheet	19	of 55	

# CRT Connector



## CRT Termination/EMI Filter



Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0	
Date: Monday, November 09, 2009				Sheet 20 of 55	


Compal Electronics, Inc.

CRT Connector

Capella DIS LA-4107P



### LVDS Switch




LOW: B1 to A  
High: B2 to A

#### DIS ONLY (LVDS)

D LVDS A0-	RP36	4	1	LVDS A0-
D LVDS A0+	RP36	4	2	LVDS A0+
D LVDS A1-	RP37	4	1	LVDS A1-
D LVDS A1+	RP37	4	2	LVDS A1+
D LVDS A2-	RP38	4	1	LVDS A2-
D LVDS A2+	RP38	4	2	LVDS A2+
D LVDS ACLK-	RP39	4	1	LVDS ACLK-
D LVDS ACLK+	RP39	4	2	LVDS ACLK+


### LVDS I2C switch




9/20 Follow Intel check list to add PU resistors for EDID signals

D_EDID_CLK	0.0402_5%	1	2	R1228	LVDS_EDID_CLK
D_EDID_DATA	0.0402_5%	1	2	R1229	LVDS_EDID_DATA

Backlight Enable <https://t.me/schematics-laptop>  
<https://t.me/biosarchive>





### CRT Switch



#### DIS ONLY (CRT)

D_RED	R893	2	DIS@	1	0.0402_5%	M_RED	<20>
D_GREEN	R894	2	DIS@	1	0.0402_5%	M_GREEN	<20>
D_BLUE	R895	2	DIS@	1	0.0402_5%	M_BLUE	<20>
D_CRT_HSYNC	R896	2	DIS@	1	0.0402_5%	CRT_HSYNC	<20>
D_CRT_VSYNC	R897	2	DIS@	1	0.0402_5%	CRT_VSYNC	<20>




### LVDS PWM switch




9/11 Q37 change to single package

<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>

Security Classification	Compal Secret Data		Title	<b>Compal Electronics, Inc.</b> <b>LVDS Switch</b>
Issued Date	2007/09/29	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Date		Rev
Custom	Calpella DIS LA-4107P	Monday, November 09, 2009		1.0
Date		Sheet		of
		22		55




**HDMI Connector**




Security Classification	Compal Secret Data			Title		
Issued Date	2007/08/28	Deciphered Date	2006/03/10	HDMI LS & Conn.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Capella DIS LA-4107P	1.0
				Date:	Monday, November 09, 2009	Sheet 23 of 55

### LVDS Interface




### PEG Interface





Security Classification	Compal Secret Data		Title	<b>Compal Electronics, Inc.</b>	
Issued Date	2006/03/31	Deciphered Date	2010/03/31	<b>PEG &amp; LVDS</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number	Calpella DIS LA-4107P		Rev	1.0
Date	Monday, November 09, 2009	Sheet	24	of	55






Security Classification	Compal Secret Data		Title	
Issued Date	2009/03/31	Deciphered Date	2010/03/31	<b>Memory Interface</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>Calpella DIS LA-4107P</b> Date: Monday, November 09, 2009 Sheet 25 of 55

https://t.me/schematicsLaptop  
 https://t.me/biosarchive




CONFIGURATION STRAPS			
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	PCIe FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED	0
BIF_GEN2_EN_A	GPIO2	PCIe GEN2 ENABLED	0
	GPIO8		0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
	GPIO21		0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2)	GPIO(13:11)	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	001
VP_DEVICE_STRAP_ENA	VSYNCR	IGNORE VIP DEVICE STRAPS	0
	HSYNCR		0
	GENERICR		0
AUD(1)	HSYNCR	AUD(1 AUD) 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected	11
AUD(0)	VSYNCR	1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	

AMD RESERVED CONFIGURATION STRAPS			
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
	HSYNCR	GENERICR	
			GPIO21_BB_EN





Security Classification		Compal Secret Data	
Issued Date	2009/03/31	Deciphered Date	2010/03/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
<b>Compal Electronics, Inc.</b> <b>HDMI, MSIC &amp; Thermal</b>			Title Document Number Revision 1.0
Date: Monday, November 05, 2009			ISheet 28 of 55



https://t.me/schematics\_laptop  
 https://t.me/biosarchive



Security Classification	Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>DPX POWER</b>	
Issued Date	2009/03/31	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title <b>DPX POWER</b>	Size Custom
			Date: Monday, November 09, 2009	Document Number <b>Calpella DIS LA-4107P</b>
			Sheet 27 of 55	Rev 1.0




Security Classification	Compal Secret Data		Title	<b>Compal Electronics, Inc.</b>	
Issued Date	2009/03/31	Deciphered Date	2010/03/31	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Custom	<b>Calpella DIS LA-4107P</b>	
Date:	Monday, November 09, 2009	Sheet	28	of	55




Security Classification	Compal Secret Data		Title	
Issued Date	2009/03/31	Deciphered Date	2010/03/31	<b>Compal Electronics, Inc.</b>
				<b>M92-S VRAM</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number <b>Capella DIS LA-4107P</b>
Date:	Monday, November 09, 2009	Sheet	29	Rev 1.0


### HDD Connector




### ACCELEROMETER (ST)



### CD-ROM Connector



### Multi Bay





Security Classification	Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	<b>Compal Electronics, Inc.</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>HDD &amp; CDROM</b> Custom <b>Compella DIS LA-4107P</b> Date: Monday, November 09, 2009 Sheet 30 of 55
Size	Rev	1.0		











Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>
Issued Date	2007/08/28	Deciphered Date	2008/10/06	<b>USB CardReader&amp;CONN</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title <b>USB CardReader&amp;CONN</b>
Size	Custom	Document Number	<b>Capella DIS LA-4107P</b>	
Date	Monday, November 09, 2009	Sheet	33	Rev 1.0
			of	55



**92HD80 port define**


Port A	DOCK HP
Port B	HP
Port C	INT. MIC
Port D	SPKR
Port E	DOCK MIC
Port F	EXT. MIC
DM0	Digital MIC



2009.08.18 Add R1247, C1442, C1443 for ESD

2009.08.18 Add 0.1u for ESD


### MDC 1.5 Conn.




<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

Security Classification	Compal Secret Data	Title	<b>Codec_IDT92HD80</b>		
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Customer	<b>Calpella DIS LA-4107P</b>	
			Date	Monday, November 09, 2009	Sheet 34 of 55


### SPEAKER




### INTMIC IN












### HP de pop circuit



### Audio/B & CIR




Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	AMP & Audio Jack	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Calpella DIS LA-4107P	
				Date:	Monday, November 09, 2009
				Sheet	35 of 55




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title <b>DOCK_CONN.</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number <b>Calpella DIS LA-4107P</b>
Date:	Monday, November 09, 2009	Sheet	36	of 55

### Left side USB Power Switch




### Left side ESATA/USB combination Connector




### Finger printer

Change Finger printer from USB port7 to USB port 11





### BT Connector (SoftBreeze) Need change to New version

Change Bluetooth from USB port 6 to USB port 12




### USB cable connector for Right side






VCC	3.3V+/-5%				
Ra	100K+/-5%				
Board ID	Rb	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max	
Blade UMA	0	0V	0V	0V	
Blade SG	8.2K+/-5%	0.216V	0.250V	0.289V	
Bee UMA	18K+/-5%	0.436V	0.503V	0.538V	
Bee DIS	33K+/-5%	0.712V	0.819V	0.875V	

<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>




**For EMI**

KSO15	@C618	1	2	100P_0402_50VB/J
KSO10	@C619	1	2	100P_0402_50VB/J
KSO11	@C620	1	2	100P_0402_50VB/J
KSO14	@C621	1	2	100P_0402_50VB/J
KSO13	@C622	1	2	100P_0402_50VB/J
KSO12	@C625	1	2	100P_0402_50VB/J
KSO3	@C626	1	2	100P_0402_50VB/J
KSO6	@C627	1	2	100P_0402_50VB/J
KSO8	@C628	1	2	100P_0402_50VB/J
KSO7	@C629	1	2	100P_0402_50VB/J
KSO4	@C631	1	2	100P_0402_50VB/J
KSO2	@C632	1	2	100P_0402_50VB/J
KSO10	@C633	1	2	100P_0402_50VB/J
KSO1	@C634	1	2	100P_0402_50VB/J
KSO5	@C635	1	2	100P_0402_50VB/J
KSI3	@C636	1	2	100P_0402_50VB/J
KSI2	@C637	1	2	100P_0402_50VB/J
KSO0	@C638	1	2	100P_0402_50VB/J
KSI5	@C639	1	2	100P_0402_50VB/J
KSI4	@C640	1	2	100P_0402_50VB/J
KSI9	@C641	1	2	100P_0402_50VB/J
KSI6	@C642	1	2	100P_0402_50VB/J
KSI7	@C643	1	2	100P_0402_50VB/J
KSI1	@C644	1	2	100P_0402_50VB/J
KSO2	R1219	1	2	47K_0402_5%
KSO1	R1220	1	2	47K_0402_5%




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2006/07/26	
2007/08/28		2006/07/26		EC KB926/KB Conn.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
		Calpella DIS LA-4107P		Rev 1.0	
Date:		Monday, November 09, 2009		Sheet 39 of 55	




## System & Caps-Lock LED




## Switch function LED(test)




## T/P Board (Inculde T/P\_ON/OFF)



## ON/OFF Button Connector




## Keyboard backlight Conn




## Lid Switch Connector

Change the Lid switch power plan to +3VALW



## Mini card LED













<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>

Security Classification	Compal Secret Data		
Issued Date	2007/08/28	Deciphered Date	2006/07/26
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			




Compal Electronics, Inc.			
KBD, ON/OFF, SW, CIR			
Title	Document Number	Rev	Rev
	Calpella DIS LA-4107P	1.0	1.0
Date:	Monday, November 09, 2009	Sheet	40 of 55






H1 HOLEA	H3 HOLEA	H13 HOLEC	H4 HOLEA	H5 HOLEA	H6 HOLEA	H7 HOLEA	H8 HOLEA	H9 HOLEA	H10 HOLEA	H15 HOLEA	H16 HOLEA	H17 HOLEA	H18 HOLEA	H19 HOLEC	H20 HOLEC	H11 HOLEA	FM1	FM2	FM3	FM4
Security Classification																				
Issued Date										2007/08/28										
Security Classification										Compal Secret Data										
Deciphered Date										2006/07/26										
Title																				
DC/DC Interface																				
Capella DIS LA-4107P																				
Size Document Number																				
Date Monday, November 09, 2009																				
Sheet 41 of 55																				
Rev 1.0																				

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



**PH1 under CPU bottom side :**  
 CPU thermal protection at 90 +-3 degree C




Security Classification	Compal Secret Data		Title	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		1.0
Date:	Monday, November 09, 2009	Sheet	42	of 55


**Compal Electronics, Inc.**

**DC Connector/CPU OTP**



Calpella DIS LA-4107P




Security Classification	Compal Secret Data		Title	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Charger
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		1.0
Date:	Monday, November 08, 2009	Sheet	43	of 55



Security Classification		Compal Secret Data		Title	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	3.3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Compal Electronics, Inc. Capella DIS LA-4107P Rev 1.0	
Date:	Monday, November 09, 2009	Sheet	44	of	55






Security Classification		Compal Secret Data		Title	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	+1.5VP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>Compal Electronics, Inc.</b> <b>Capella DIS LA-4107P</b>	
Size	Document Number	Date		Sheet	Rev
		Monday, November 09, 2009		45 of 55	1.0




VTT\_SELECT= Low, 1.1V  
 VTT\_SELECT= High, 1.05V

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>1.05V VCCP</b>	
Issued Date	2008/09/15	Deciphered Date	2009/09/15		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title Document Number <b>Calpella DIS LA-4107P</b>	Rev 1.0
Date:				Monday, November 09, 2009	Sheet 46 of 55



Security Classification	Compal Secret Data		Title	
Issued Date	2006/11/23	Deciphered Date	2007/11/23	0.75VP/1.8VSP/1.1V_PCIE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
Size	Document Number	Date		1.0
	Calpella DIS LA-4107P	Monday, November 09, 2009		Sheet 47 of 55




Close PCH

+1.05VSP (6A, 320mils, Via NO.= 16)  
 PJP501  
 PAD-OPEN 4x4m

Security Classification		Compal Secret Data		Title	
Issued Date	2008/09/15	Deciphered Date	2009/09/15	1.05VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Calpella DIS LA-4107P	
				Date:	Monday, November 09, 2009
				Sheet	48 of 55
				Rev	1.0








<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

Security Classification	Compal Secret Data		<b>Compal Electronics, Inc.</b>	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	<b>+CPU CORE</b>			
Size	Document Number	Capella DIS LA-4107P		Rev 1.0
Date:	Monday, November 09, 2009	Sheet	49	of 55



Security Classification		Compal Secret Data		Title <b>Compal Electronics, Inc.</b> <b>VCCGFX</b>	
Issued Date	2008/10/31	Deciphered Date	2009/10/31		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	
Custom	Calpella DIS LA-4107P				
Date:	Monday, November 09, 2009	Sheet	50	of 55	



**Security Classification** Compal Secret Data  
**Issued Date** 2007/05/29 **Deciphered Date** 200810/11  
 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

**Compal Electronics, Inc.**  
**VGA CORE**  
**Capella DIS LA-4107P**  
 Title: VGA CORE  
 Document Number: Capella DIS LA-4107P  
 Date: Monday, November 09, 2009 | Sheet 51 of 55

Item	Fixed Issue	PAGE	Modify List	Date	Phase
1	PLT_RST# need a PD resistor	14	Add R185 PD for PLT_RST#	08/6	PV
2	Remove MUX in CRT DDC circuit of SG design	20	Change to MOS design	08/6	PV
3	Remove MUX in LVDS ENAVDD circuit of SG design	21	Change to MOS design	08/6	PV
4	LCD panel will fail in OPP SKU	21	Add one 0 ohm resistor (R1238) for OPP SKU	08/6	PV
5	Remove MUX in LVDS I2C circuit of SG design	22	Change to MOS design	08/6	PV
6	OPP SKU: M93 and VRAM may have leakage in S3 mode	41	Change the power plan to +1.5VS of JP303	08/6	PV
7	8111VB power on timing issue	32	Add R1083 and C1319 to fine tune the power on timing	08/10	PV
8	Blade 2.0 need Board ID	39	Use EC GPIO48 for ID pin(Add R1239, R1240)	08/12	PV
9	EC GPIO17 will be used for debug card	39	LAN_POWER_OFF signal change to EC GPXID4(Pin 115)	08/12	PV
10	Cap. sensor board need to change the power source.	40	Change the power source of Cap. sensor board to +3VS	08/13	PV
11	Lid switch need to change the power source.	40	Change the power source of Lid switch to +3VALW and R526 PU to +3VALW.	08/13	PV
12	Change +1.8VS to +1.8VSDGPU Transfer design for cost down	41	Change the power MOS(U49) to 2301 PMOS(Q109).	08/13	PV
13	BIOS team doesn't need XDP connector	6	Remove the XDP connector	08/13	PV
14	Change +5VS to +5VSDGPU Transfer design for cost down	41	Use 0 ohm to contact +5VS and +5VSDGPU	08/13	PV
15	PCH_DDR_RST need use PCH GPIO46 to control	6	PCH_DDR_RST MOS gate control signal change from EC to PCH GPIO46	08/13	PV
16	Remove the 27MHz crystal of VGA	26	Use clock gen 27MHz source and stuff R216	08/14	PV
17	Q104 need change to low Vgs type	6	Change the Q104 to BSS138 P/N:SB501380020	08/18	PV
18	Cost down plan	9	Change the C995,C996 330u to ESR=9m ohm	08/14	PV
19	Cost down plan	9	Change the C64 from 330u to 220u	08/14	PV
20	Cost down plan	9	Change the C61,C62,C67,C68,C69,C76,C82 from 22u to 10u	08/14	PV
21	Cost down plan	9	Change the C200 330u to ESR=9m ohm	08/14	PV
22	Cost down plan	9	Un-stuff C204,C228 and C229	08/14	PV
23	Docking no sound when play music	34	Need to stuff R910	08/14	PV
24	Audio new Mapping	34	Exchange the port A and port F	08/14	PV
25	We won't have DIM_LED function	41	Un-stuff Q99,Q101 and add two 0 ohm(R1244,R1245) resistors for LED power source.	08/14	PV
26	ESD issue	34	Add R1247,C1442,C1443 and change the C983~C986, C1444~C1446 to 0.1u	08/18	PV
27	Black light issue(will see the garbage when boot)	22	Change the black light enable schematic design.	08/18	PV
28	CPU leakage issue	6	Change the design for Intel's power leakage issue when go into S3 mode	08/19	PV

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>

Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR-HW	
				Size	Document Number
				Calpella DIS LA-4107P	
				Date:	Monday, November 09, 2009
				Sheet	52 of 55

Item	Fixed Issue (Reason for change)	PAGE	Modify List	Date	Phase
29	INT.MIC ESD issue	35	Add D58 and D62 for ESD issue	08/18	PV
30	EXT.MIC ESD issue	35	Reserve D63 for Ext. MIC	08/18	PV
31	Reserve PU resistors to +3VL for ESB BUS	39	Reserve R1253,R1254 for ESB bus	08/21	PV
32	Make sure power sequence is correct	6,47	Use 1.5VSCPU_DRAM_PWRGD to enable 0.75VS power	09/11	PV2
33	Add ME_EN# for PCH GPIO33	11	Add inverter circuit for ME_EN signal	09/11	PV2
34	+3VS_VGA will have leakage when switch to IGPU mode	12	Change Q4 pin2 and pin5 to +3VS_VGA	09/11	PV2
35	Need contact SUS_PWR_DN_ACK between EC and PCH	13	Use PCH GPIO30 and EC pin76 for SUS_PWR_DN_ACK	09/11	PV2
36	Need add VGA ID pin for M93 and M93 LP	14	Use PCH GPIO57 for VGA ID pin	09/11	PV2
37	Change 27MHz clock source of VGA to Y7	19,26	non-stuff R216	09/11	PV2
38	Q37 dual package will have floating isse	22	Change Q37 to single package	09/11	PV2
39	Fix 8103 BOM isse	32	Add R1259 for 8103EL LAN chip	09/11	PV2
40	Fix EXT. MIC reference voltage issue	34	Change the reference voltage to +AVDD_CODEC	09/11	PV2
41	Remove EC_BEEP function	34	Delete EC_BEEP function	09/11	PV2
42	Remove Analog MIC detect function	35,39	Delete ANA_MIC_DET signal from EC and codec	09/11	PV2
43	EMI need to add chock for ESATA/USB port	37	Add L66 for ESATA/USB port	09/11	PV2
44	HM55 PCH will disable USB port6 and port7	37	Change Finger printer from USB port7 to USB port 11	09/11	PV2
45	HM55 PCH will disable USB port6 and port7	37	Change Bluetooth from USB port 6 to USB port 12	09/11	PV2
45	Remove EC_BEEP function	39	Change Pin 26 from EC_BEEP to ME_EN	09/11	PV2
46	Fix PV phase Board ID issue	39	Exchange TP_BTN# and Board_ID pin	09/11	PV2
47	Cypress Cap. sensor board need use +3VL power	40	Change Cap. sensor board power to +3VL	09/11	PV2
48	Adjust +3VS / +1.5VS power sequence	41	Change C676,C770 from 0.1u to 0.022u	09/12	PV2
49	PLT_RST# don't need PD resistor	14	Un-stuff R185	09/20	MV
50	Follow Intel to adjust +0.75VS discharge timing	41	Change R593 from 470ohm to 22ohm	09/20	MV
51	Follow Intel to adjust +1.5VS discharge timing	41	Change R590 from 470ohm to 220ohm	09/20	MV
52	Follow Intel Check list 2.0	15	Un-stuff C187 and C192	09/20	MV
53	EDID signal need to add PU resistor	22	Add R1261 for EDID DATA	09/20	MV
54	VCCADAC dosen't need LC filter when DIS only	15	Change L45 to 0 ohm resistor for OPP SKU	10/01	MV
55	GFX core power transient fail	9	Change C996 to 330u 7m ohm	10/21	MV

<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>

Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR-HW	
				Size	Document Number
Date:				Monday, November 09, 2009	Sheet 53 of 55

Item	Fixed Issue (Reason for change)	PAGE	Modify List	Date	Phase
56	Add M93 / M93LP / Park / Park LP ID pin	14	Use PCH GPIO28 and GPIO57 for VGA ID pin	10/21	MV
57	RTC timing fast / slow issue	19	Change C259, C260 to 22P	10/21	MV
58	ESB CLK can't pass EMI test.	40	Change R1151 to 300 ohm bead and add C1449	10/21	MV
59	Intel PCH CLK jitter issue	12	Reserve Y2 for this issue.	10/23	MV
60	ATE test jig issue(M/B will shutdown when no CPU)	39	Add R1265 for ATE jig test	10/23	MV
61	ATE test jig issue (need to turn on +VGA_CORE when no CPU)	41	Add R1266 and reserve Q115 for ATE jig test	10/29	MV
62	Ext. MIC record noise issue	34	Reserve LDO circuit for this issue.	11/03	MV
63	Intel CPU GFX overshoot issue	09	Follow Intel suggestion to change the R43 to 249 ohm	11/05	MV
64	+1.8VSDGPU power up/down timing issue	41	Change R916 to 1K and R926 to 10K then add C1454 to fine tune timing	11/05	MV
65	+1.5VSDGPU / +1.5VS power quality issue	41	Change U50 and U58 to low RDSN NMOS	11/05	MV

<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>

Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	<b>Compal Electronics, Inc.</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date: Monday, November 09, 2009	

