

Compal Confidential

2014 S-series(400series) Rolo/Reeses/Raisinet

INTEL Sharkbay & Crescent bay ULT –U processor with DDR3L

Date : 2014/02/18


Version 0.5

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B181P	0.5
				Date: Tuesday, March 25, 2014	Sheet 1 of 62

Model Name :

Intel Broadwell U / Haswell Block Diagram

Project Name :




CPU DC/DC	
TPS51622ARSMR	50~51
INPUTS	OUTPUTS
B+	VCC_VORE
SYSTEM DC/DC	
RT8243AZQW	47
INPUTS	OUTPUTS
B+	3VDS/5VDS
SYSTEM DC/DC	
RT8207MZQW	48
INPUTS	OUTPUTS
B+	1.35V_VDDQ 0.675VS
SYSTEM DC/DC	
SY8206DQNC	49
INPUTS	OUTPUTS
B+	1.05VS
SYSTEM DC/DC	
SY8003DFC	52
INPUTS	OUTPUTS
B+	1.5VS
SYSTEM DC/DC	
RT8880BGQW	54~55
INPUTS	OUTPUTS
B+	+VGA_CORE
SYSTEM DC/DC	
SY8003DFC	56
INPUTS	OUTPUTS
B+	+1.8VS_VGA
SYSTEM DC/DC	
SY8003DFC	57
INPUTS	OUTPUTS
B+	+0.95VS_VGA

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-B181P
				Rev 0.5
				Date: Tuesday, March 25, 2014 Sheet 2 of 62

@ is NO SMT part (empty)
short@ : short pad , don't pop.
@EMI@, @ESD@, @RF@ : Reserve , don't pop.
RF@ : RF team request, must add.
EMI@ : EMI team request, must add.
ESD@ : ESD team request, must add.

LVDS@ : Support LVDS panel. WWAN@ : For WWAN function. PX@ : GPU BOM config.
eDP@ : Support eDP panel.



<USB2.0 port>



USB2.0 port	DESTINATION
0	CS
1	USB 2.0(Right side)
2	USB 2.0(Left side)
3	WLAN/BT
4	Finger Print
5	WWAN Touch (Option)
6	Camera
7	USB 2.0(Left side)

<PCI-E,SATA,USB3.0>




Lane#	PCI-E	SATA	USB3.0	DESTINATION
1			0	CS
2			1	USB3.0
3	1		2	WWAN (M.2)
4	2		3	Card reader(PCI-E)
5	3			10/100/1000 LAN
6	4			WLAN (M.2)
7				GPU(DIS only)
8				GPU(DIS only)
9				GPU(DIS only)
10				GPU(DIS only)
11	L3	3		2.5"HDD
12	L2	2		ODD
13	L1	1		
14	L0	0		SSD(NGFF)

sualaptop365.edu

CC97-CC102 must closed to connector not CPU





DG V0.9 PEG_COMP
Trace width=20mil and spacing=25mil
Max length=100mil







Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2011/06/29	
2011/06/29		2011/06/29		DDI,MSIC,XDP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA AND DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Customer	Document Number	Rev	Date: Tuesday, March 25, 2014	
LA-B181P	0.5	LA-B181P	0.5	Sheet 4 of 62	

<15> DDR_A_D[0..63]







<16> DDR_B_D[0..63]



Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	DDR III	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	LA-B181P	Rev	0.5		
Date:	Tuesday, March 25, 2014	Sheet	5	of 62	



Topology	Description	Best Use for	Resistors Stuffed	Resistors uStuffed
Default Setting: Dual TCK Scan Chains (also known as "Shared JTAG" in other document)	In this topology, the CPU JTAG chain will be controlled by TCK0 and TCK1 will control the PCH JTAG chain.	- Run control oper. - ME/Sx debug	R1d,R2,R3d, R4,R5,J1d J2d,J3d* J4d and Rs5*	J1s, J2s, J3s R6, R7, R8, R9
Single TCK scan chain (also known as "Common JTAG" in other document)	In this topology, PCH TDI-TDO and CPU TDI-TDO will be chained to form one JTAG scan chain controlled by TCK0	- Boundary Scan/ - Manufacturing test	J1s, J2s, J3s** R2, R4, R5, R5s**	R1d, R3d, J1d, J2d J3d**, J4d, R6, R7, R8, R9





<Page12>




<EC>

<LPC Debug>

<XDP CLK reserve TP>





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	CLK,SPI,SMB,LPC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	LA-B181P	Rev	0.5
Date	Tuesday, March 25, 2014	Sheet	7	of	62



Intel ME-EC Interaction Signal List with and without M3 support







Signal Name	Platform With M3 Support (e.g., Intel AMT)	Platform Without M3 Support
SUSWRDNACK (GPIO3)	Required	Required
ACPRESENT (GPIO31)	Required	Required
SLP_A#	Required	[Tie to SLP_S3#] Notes: If SLP_S3# is not routed from PCH to EC, then SLP_A# becomes required from Intel ME-EC perspective.




Pinout on customer's board, as in the PDG, CDI #514849

Pin	Pin
1 VccSus3_3	10 GND
2 SLP_S3#	11 PWRBTN#
3 VccDSW3_3	12 GND
4 SLP_S5#	13 SYS_RESET#
5 SLP_S4#	14 GND
6 SLP_A#	15 SLP_S0#
7 +3.3DS	16 NC
8 GND	17 NC
9 RTCRST#	14 NC

PANEL_BKEN_CPU PD 100K on Page20



	BRD ID1	BRD ID2	BRD ID3	BRD ID4
Board Reversion	GPIO76	GPIO77	GPIO78	GPIO79
0.1	DB0	0	0	0
	DB1	0	0	1
0.2	DB2	0	0	0
0.3		0	0	1
0.4	SI1	0	1	0
	SI1B	0	1	0
	SI2	0	1	0
		0	1	1
0.5	PV1	1	0	0
		1	0	1
		1	0	1
		1	0	1
		1	1	0
		1	1	0
		1	1	0
		1	1	1





DG V0.9 PCH OPIRCOMP
Width=12mil,spacing=12mil
Max length=500mil

Boot BIOS Strap

PCH_GPIO86	Boot BIOS Location
0	SPI

TOUCH_RST#	RC274	1	2	10K 0402 5%
DOCKID1	RC284	1	2	10K 0402 5%
SC_PWRSV#	RC287	1	2	10K 0402 5%
ODD_DA#	RC289	1	2	10K 0402 5%
PCH_GPIO4	RC290	1	2	10K 0402 5%
TOUCH_DET#	RC291	1	2	10K 0402 5%
EC_SCI#	RC292	1	2	10K 0402 5%
SDIO_CLK	RC293	1	2	10K 0402 5%
FPR_OFF	RC305	1	2	10K 0402 5%
SDIO D1	RC308	1	2	10K 0402 5%
SDIO D3	RC312	1	2	10K 0402 5%
PCH_GPIO7E	RC126	1	2	10K 0402 5%
GSPI0_CLK	RC315	1	2	10K 0402 5%
GSPI0_MISO	RC317	1	2	10K 0402 5%
GSPI1_CS#	RC318	1	2	10K 0402 5%
GSPI1_CLK	RC319	1	2	10K 0402 5%
GSPI1_MISO	RC320	1	2	10K 0402 5%
GSPI1_MOSI	RC321	1	2	10K 0402 5%




Security Classification		Compal Secret Data	
Issued Date	2011/06/29	Deciphered Date	2011/06/29

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OR REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title		Date	
GPIO, UART, I2C		Tuesday, March 25, 2014	
Document Number	LA-B181P	Sheet	9 of 62
Rev	0.5		

sualaptop365.com.vn



<Page12> +1.05VS_VCCUSB3PLL

DG V0.9 PCIE_RCOMP
 Width=12mil,spacing=12mil
 Max length=500mil


DG V0.9 USBBIAS
 Trace width=50ohm and spacing=15mil
 Max length=500mil

Security Classification	Compal Secret Data			Title	PCIE,USB	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Document Number	LA-B181P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev	0.5
Date:	Tuesday, March 25, 2014	Sheet	10	of	62	

+VCC_CORE@1000mA


+VCC_CORE

SVID ALERT





DG V0.5 H_CPU_SVIDALRT#
 RC154 close to CPU-300mil
 Max length=1000-2000mil








VCC_SENSE



SVID DATA






DG V0.5 VIDSOUT
 RC156 close to CPU-500mil
 Max length=1000-2000mil





12 OF 19

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title
THIS SHEET IS AN ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
sualaptop365 CPU.V1				LA-B181P
Date:	Tuesday, March 25, 2014	Sheet	11 of 62	Rev 0.5








Security Classification	Compal Secret Data			Compal Electronics, Inc. Title: GND/VSSSEN	
Issued Date	2010/05/27	Deciphered Date	2011/05/11		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-B181P Date: Tuesday, March 25, 2014	Rev 0.5 Sheet 13 of 62







Display Port Presence Strap


CFG4

1 : Disabled; No Physical Display Port attached to Embedded Display Port
 * 0 : Enabled; An external Display Port device is connected to the Embedded Display Port



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	RSVD/CFG
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B181P
Date:	Tuesday, March 25, 2014	Sheet	14	of	62





<S> DDR_A_D[0..63] 
 <S> DDR_A_DQS[0..7] 
 <S> DDR_A_DQS# [0..7] 
 <S> DDR_A_MA[0..15] 



suallaptop365.edu.vn

Security Classification	Compal Secret Data		Title
Issued Date	2011/06/29	Deciphered Date	2011/06/29
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number LA-B181P Date: Tuesday, March 25, 2014 Sheet 15 of 62

- ↔ DDR_B_D[0..63]
- ↔ DDR_B_DQS[0..7]
- ↔ DDR_B_DQS#[0..7]
- ↔ DDR_B_MA[0..15]




suallaptop365.edu.vn



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/05/27	Deciphered Date	2011/05/11	
Title			DDR3L DIMM1	
Size			Document Number	Rev
			LA-B181P	0.5
Date:			Tuesday, March 25, 2014	Sheet 16 of 62

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


DDR3L VREF





Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	DDR3L VREF
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B181P
				Date:	Tuesday, March 25, 2014



Layout note
Close to LT5 Close to Pin18 Close to Pin13













Layout note
Close to Pin11 Pin27 Close to Pin7



SWR / LDO Mode select		
	LDO	SWR
2132S	Do not support	mount LT7
2132R	Use 0 ohm	mount LT7


If use 2132R, please select LDO mode as default.



	PIN15	PIN16	Accept voltage input (high level)
2132S	TL_ENVDD	2132S	3.3V
2132R	+LCD_VDD *	2132R	1.5-3.3V

* Version R internal Power Switch, can output 1A, Rds(on)=0.2 ohm






* Version R has internal level shifter, remove level shifter circuit on AMD platform



Different between 2132S and 2132R	
2132S	2132R
1. Support SWR mode	1. Support LDO mode and SWR mode 2. Internal ROM 3. Support LCD_VDD(internal Power switch) 4. Integrates Level shifter











sualaptop365.edu.vn

Security Classification	Compal Secret Data		Title	
Issued Date	2013/3/1	Deciphered Date	2015/3/1	LA-B181P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Compal Secret Data Compal Electronics, Inc. LVDS Translater-RTD2132R			Document Number LA-B181P Rev 0.5	
Date: Tuesday, March 25, 2014			Sheet 18 of 62	




	GPIO92 PLT_ID2	GPIO93 PLT_ID3
Rolo 14"	0	1
Reeses 15"	1	0
Raisinet 17"	1	1

Security Classification		Compal Secret Data		Title	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	LVDS Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B181P	0.5
				Date: Tuesday, March 25, 2014	Sheet 19 of 62



5V PULL UP IN CONNECTER SIDE


HDMI Conn.




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		HDMI Conn/Level shift	
2011/06/29		2011/06/29		LA-B181P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE DISSEMINATED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Tuesday, March 25, 2014				Sheet 20 of 62	

sualaptop365.edu.vn

WLAN





WWAN






sualaptop365.edu.vn

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2013/02/26	Deciphered Date	2015/07/08
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title WLAN Size Document Number LA-B181P Date Tuesday, March 25, 2014 Sheet 21 of 62

2.5" SATA HDD connector




Place near ODD Connector




12/20 Customer change GPIO table


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	ODD/SATA Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B181P	0.5
				Date: Tuesday, March 25, 2014	Sheet 22 of 62




+LAN_VDD_3V3 Rising time
need >0.5ms and <100ms




CL8 & CL9 close to UL1: Pin 23




CL22 & CL23 close to UL1: Pin 11,32
CL24 close to UL1: Pin 32
CL25 close to UL1: Pin 11








CL12 & CL13 close LL2





Place CL14-CL16 close UL1 Pin 3, 8, 22




+LAN_VDD_3V3=40mil
+VDDREG=40mil
+LAN_REGOUT=60mil



SP050005L00 Footprint



RJ-45 CONN.








suallaptop365.edu.vn

Security Classification	Compal Secret Data		Title LAN RTL8161GSH
Issued Date	2013/02/26	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Rev 05
Date: Tuesday, March 25, 2014			Sheet 23 of 62









sualaptop365.edu.vn

Security Classification	Compal Secret Data			Title	Card Reader RTS5237
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Document Number	LA-B181P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.5
Date:	Tuesday, March 25, 2014	Sheet	24	of	62


USB3.0



USB3.0 need support 2.5A
change USB PWR SW SA00003TV00
low active




USB2.0



sualaptop365.edu.vn

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB 3.0 Document Number LA-B181P Date: Tuesday, March 25, 2014 Sheet 25 of 62
Rev	0.5			



Power down (PD#) power stage for save power
 0V: Power down power stage
 3.3V: Power up power stage

Speaker Connector

RA47/RA48/RA49/RA50 close to UA1
 SPK signal width=40mil

SPK conn

su.laptop365.edu.vn




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/04	Deciphered Date	2015/01/04	Title
				AUDIO ALC3227
				Rev 0.5
				Date: Tuesday, March 25, 2014

sualaptop365.edu.vn

Security Classification	Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2012/03/23	Deciphered Date	2012/10/21	Title	Audio SPK Conn/Jack/MIC		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size	Document Number	Rev
					C	LA-B181P	0.5
Date: Tuesday, March 25, 2014					Sheet 27 of 62		

Keyboard conn


KB backlight Conn




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	KB/TP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B181P	Rev
				Date	Tuesday, March 25, 2014	Sheet 28 of 62

sualaptop365.edu.vn



Power Button Connector





Fan Control Circuit



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-B181P
				Rev
				0.5
				Date: Tuesday, March 25, 2014
				Sheet 29 of 62




RF CAP






Security Classification	Compal Secret Data		Title	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	LED/Screw hole
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
Size	Document Number	LA-B181P		0.5
Date	Tuesday, March 25, 2014	Sheet	30	of 62

sualaptop365.edu.vn

For Power consumption Measurement









CPU DDI1 (2-Lane only)






sualaptop365.edu.vn


+3VS TO +3VS_6513




IT6513FN




CRT Connector



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/30	Deciphered Date	2011/06/29	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
C	Document Number	LA-B181P		Rev
Date:	Tuesday, March 25, 2014	Sheet	31	of
			62	





Layout note: ADC nets are spaced at least 20mil from any high speed switching signals to prevent cross talk that could add noise



SA0000B9V10 : 128M W25Q128PVS1Q SOIC8P SPI ROM
 SA000069D00 : 128M N25Q64128A-104H1P SOP 8P
 SA000039A30 : 64M W25Q64PVS1Q SOIC 8P SPI ROM
 : 64M N25Q064-104H1P
 : 64M N25Q064A13BSC07P



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/06/29	Deciphered Date	2011/06/29
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPARTMENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number LA-B181P
Date: Tuesday, March 25, 2014			Page: 15 of 15

sualaptop365.edu.vn



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	Topaz PCIe/DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	LA-B181P	Rev	0.5
Date:	Tuesday, March 25, 2014	Sheet	33	of	62

sualaptop365.edu.vn





R_pu (ohm)	R_pd (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111

Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11

0402 1% resistors are required


Memory ID	Memory Type	Configuration	Size	R5027	R5030	X76 P/N
000	SA000068U80	Samsung K4W2G1646Q-BC1A	1GB	NC	4.75k	X7655332L03
001	SA000076P00	Samsung K4W4G1646D-BC1A	2GB	8.45k	2k	X7655332L06
010	SA00006H440	Hynix H5TC2G63FFR-11C	1GB	4.53k	2k	X7655332L01
011	SA00006E800	Hynix H5TC4G63AFR-11C	2GB	6.98k	4.99k	X7655332L04
100	SA000067540	Micron MT41J128M16JT-093G:K	1GB	4.53k	4.99k	X7655332L02
101	SA000077K00	Micron MT41J256M16HA-093G:E	2GB	3.24k	5.62k	X7655332L05
110		Nanya 128x16 NT5CB128M16FP	1GB	3.4k	10k	
111		Nanya 256x16 NT5CB256M16CP	2GB	4.75k	NC	




Security Classification		Compal Secret Data		Title	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Compal Electronics, Inc.	
This SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA... DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Topaz_MSIC
				Rev	0.5
				Date	Tuesday, March 25, 2014
				Sheet	34 of 62

suallaptop365.edu.vn


+1.5VS to +1.5VS_VGA (2.096A)




+3VS to +3VS_VGA (25mA)




POWER UP






POWER DOWN



370mA (HDMI) 188mA (Display Port) No Use GPU Display Port output



280mA



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	Topaz Power/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	LA-B181P	Rev	0.5
Date:	Tuesday, March 25, 2014	Sheet	35	of	62

sualaptop365.edu.vn

+VGA_CORE	10uF	1uF	0.1uF
VDDC	TBD	5 (1@)	10 (2@)
VDDCI	3.5A	1	3


+0.95VS_VGA	10uF	1uF	0.1uF
PCIE_VDDC	2.5A	2 (1@)	5 (1@)
BIF_VDDC	1.4A	0	0
SPLL_VDDC	100mA	1	1

+1.5VS_VGA	10uF	1uF	0.1uF
VDDR1	1.5A	3	5



+1.8VS_VGA	10uF	1uF	0.1uF
PCIE_PVDD	100mA	1	1
MPLL_PVDD	130mA	1	1
SPLL_PVDD	75mA	1	1
VDDR4	(300mA)	0	0

VDD_CT	13mA	1	1
+TSVDD	13mA	1	1
+DP_VDDR	0	0	0
+DP_VDDC	0	0	0


+3VS_VGA	10uF	1uF	0.1uF
VDDR3	25mA	0	2 (1@)



<38,39> M_DA[63..0]  M_DA[63..0]
 <38,39> M_MA[15..0]  M_MA[15..0]
 <38,39> M_DQM[7..0]  M_DQM[7..0]
 <38,39> M_DQS[7..0]  M_DQS[7..0]
 <38,39> M_DQS# [7..0]  M_DQS# [7..0]



Place close to GPU (within 25mm)
and place component close to each other












Route 50ohms single-ended/100ohm diff and keep short
debug only, for clock observation, if not need, DNI.

U4103C PX@		GDDR5/DDR3		GDDR5/DDR3	
M_DA0	K27	DDA0_0	MAA0_0	K17	M_MAO
M_DA1	J29	DDA0_1	J20	M_MA1	
M_DA2	H30	DDA0_2	H23	M_MA2	
M_DA3	H32	DDA0_3	G23	M_MA3	
M_DA4	G29	DDA0_4	G24	M_MA4	
M_DA5	F25	DDA0_5	H24	M_MA5	
M_DA6	F35	DDA0_6	J19	M_MA6	
M_DA7	F30	DDA0_7	K19	M_MA7	
M_DA8	C30	DDA0_8	G20	M_MA13	
M_DA9	F27	DDA0_9	L17	M_MA15	
M_DA10	A28	DDA0_10			
M_DA11	C28	DDA0_11	MAA1_0	J14	M_MA8
M_DA12	E27	DDA0_12	K14	M_MA9	
M_DA13	G26	DDA0_13	MAA1_1	J11	M_MA10
M_DA14	D26	DDA0_14	MAA1_2	J13	M_MA11
M_DA15	F25	DDA0_15	MAA1_3	H11	M_MA12
M_DA16	A25	DDA0_16	MAA1_4	G11	M_BA2
M_DA17	C25	DDA0_17	MAA1_5	J16	M_BA0
M_DA18	E25	DDA0_18	MAA1_6	L15	M_BA0 <-38,39>
M_DA19	D24	DDA0_19	MAA1_7	G14	M_BA1 <-38,39>
M_DA20	E23	DDA0_20	MAA1_8	L16	M_BA1 <-38,39>
M_DA21	F23	DDA0_21	MAA1_9		
M_DA22	D22	DDA0_22	E32	M_DQM0	
M_DA23	F21	DDA0_23	E30	M_DQM1	
M_DA24	E21	DDA0_24	A21	M_DQM2	
M_DA25	D20	DDA0_25	C21	M_DQM3	
M_DA26	F19	DDA0_26	E13	M_DQM4	
M_DA27	A19	DDA0_27	D12	M_DQM5	
M_DA28	D18	DDA0_28	E3	M_DQM6	
M_DA29	F17	DDA0_29	F4	M_DQM7	
M_DA30	A17	DDA0_30			
M_DA31	C17	DDA0_31	H28	M_DQS0	
M_DA32	E17	DDA0_32	C27	M_DQS1	
M_DA33	F16	DDA1_0	A23	M_DQS2	
M_DA34	F15	DDA1_1	E19	M_DQS3	
M_DA35	A15	DDA1_2	E15	M_DQS4	
M_DA36	D14	DDA1_3	D10	M_DQS5	
M_DA37	F13	DDA1_4	D6	M_DQS6	
M_DA38	A13	DDA1_5	G5	M_DQS7	
M_DA39	C13	DDA1_6			
M_DA40	E11	DDA1_7	H27	M_DQS#0	
M_DA41	A11	DDA1_8	A27	M_DQS#1	
M_DA42	C11	DDA1_9	C23	M_DQS#2	
M_DA43	F11	DDA1_10	C19	M_DQS#3	
M_DA44	A9	DDA1_11	C15	M_DQS#4	
M_DA45	C9	DDA1_12	E9	M_DQS#5	
M_DA46	F9	DDA1_13	C5	M_DQS#6	
M_DA47	D8	DDA1_14	H4	M_DQS#7	
M_DA48	E7	DDA1_15			
M_DA49	A7	DDA1_16			
M_DA50	C7	DDA1_17	L18	VRAM_ODT0	VRAM_ODT0 <-38>
M_DA51	F7	DDA1_18	K16	VRAM_ODT1	VRAM_ODT1 <-39>
M_DA52	A5	DDA1_19			
M_DA53	E5	DDA1_20	H26	M_CLK0	M_CLK0 <-38>
M_DA54	C3	DDA1_21	H25	M_CLK#0	M_CLK#0 <-38>
M_DA55	E1	DDA1_22	G9	M_CLK1	M_CLK1 <-39>
M_DA56	G2	DDA1_23	H9	M_CLK#1	M_CLK#1 <-39>
M_DA57	G6	DDA1_24			
M_DA58	G1	DDA1_25	G22	M_RAS#0	M_RAS#0 <-38>
M_DA59	G3	DDA1_26	G17	M_RAS#1	M_RAS#1 <-39>
M_DA60	J6	DDA1_27			
M_DA61	J1	DDA1_28	G19	M_CAS#0	M_CAS#0 <-38>
M_DA62	J3	DDA1_29	G16	M_CAS#1	M_CAS#1 <-39>
M_DA63	J5	DDA1_30			
		DDA1_31	H22	M_CS#0	M_CS#0 <-38>
			J22		
+MVREFDA	K26	MVREFDA	G13	M_CS#1	M_CS#1 <-39>
+MVREFSA	J26	MVREFSA	K13		
		NC#J25			
		MEM_CALRPO			
		DRAM_RST			
		DRAM_RST			
		CLKTESTA			
		CLKTESTB			

216-0858070-A1-PRO-S3_FCBGA631

Memory Partition A - Lower 32 bits


- <37,39> M_DA[63..0]  M_DA[63..0]
- <37,39> M_MA[15..0]  M_MA[15..0]
- <37,39> M_DOM[7..0]  M_DOM[7..0]
- <37,39> M_DQS[7..0]  M_DQS[7..0]
- <37,39> M_DQS#[7..0]  M_DQS#[7..0]



sualaptop365.edu.vn



Security Classification		Compal Secret Data		Title	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-B181P
				Date:	Tuesday, March 25, 2014
				Sheet	38 of 62
				Rev	0.5

Memory Partition A - Upper 32 bits




sualaptop365.edu.vn

Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Topaz VRAM A Upper		Rev 0.5	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	LA-B181P		Date
				Tuesday, March 25, 2014		39	of 62




CPU +V1.05DX_MODPHY
 Max Rdson <6m ohm
 1840mA




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom Document Number LA-B181P Rev 0.5
Date: Tuesday, March 25, 2014				Sheet 40 of 62

sualaptop365.edu.vn




sualaptop365.edu.vn

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	Rev
			LA-B181P	0.5
			Date: Tuesday, March 25, 2014	Sheet 41 of 62



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC DC Device-1
Size	Document Number	Rev		
Custom	LA-B181P	0.5		
Date:	Tuesday, March 25, 2014	Sheet	42	of 62




Audio Board






Card Reader Board

Card Reader

Touch Pad




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	DC DC Device-1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Custom	LA-B181P	0.5			
Date:	Tuesday, March 25, 2014	Sheet	43	of	62




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2016/09/30	Title	DC Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE DISSEMINATED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-B181P	Rev 0.5
Date:				Tuesday, March 25, 2014	Sheet 44 of 62

sualaptop365.edu.vn



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2016/09/30	Title	BATT Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B181P
Date:	Tuesday, March 25, 2014	Sheet	45	of	62
Rev	0.5				

sualaptop365.edu.vn



VIN	Vacdet	Vchag_adp_det	Vvoltage_adc
H	2.58V	2.99V	1.4V
L	1.07V	0V	


$I_{limit} = 20 * (V_{srp} - V_{srn}) = 20 * I_{ch} * R_{ch}$
 up to $I_{limit} = 1.6V$ (disable)
 $R = 1.0m \text{ ohm}$ $I = 8A$
 $R = 2.0m \text{ ohm}$ $I = 4A$
 $f_s = 750k$
 $I_{ripple} = V_{in} * D * (1 - D) / (f_s * L)$,
 $D = 0.5$ (worst)
 $I_{ripple} = 1.418A$
 $I_{sat}(L) = I_{ch} + 0.5 * I_{ripple} = 4 + 0.5 * 1.418 = 4.709A$

ILIM > 1.6V disable
 ILIM < 75mV disable
 ILIM > 105mV enable

DLIM > 1.1V disable
 DLIM < 87mV disable
 DLIM > 99mV enable (buck to boost)
 default discharger current limit 4.09

sualaptop365.edu.vn

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2016/09/30	Title
				CHARGER
				Size
				LA-B181P
				Rev
				D.5
				Date
				Tuesday, March 25, 2014
				Sheet
				46 of 62




Leave ENTRIP1(2) floating or drive it above 4.5V to shut down channel 1(2)

R_{ds(on)} = 16.5m - 13.5 ohm (low side)
 Ventrip = Ientrp * Rentrip = 0.5 - 2.7V, Ientrp = 10uA
 OVP = 3.3 * 1.16 = 3.83V (max)
 D = VO / Vin = 3.3 / 19 = 0.174
 I = (Vin - Vo) * tton / L = (Vin - Vo) * DT / L = 2.21A
 Ilimit = 7.3 - 2.21 / 2 = 6.195A
 Iocp = 6.195 * 1.2 = 7.434A
 Rlimit = (Ron * Ilimit) * 10 / 10u = (13.5m * 7.434) * 10 / 10u = 100k


R_{ds(on)} = 16.5m - 13.5 ohm (low side)
 Ventrip = Ientrp * Rentrip = 0.5 - 2.7V, Ientrp = 10uA
 setting OCP = 8.785 * 1.2 = 10.54A
 Rlimit = (Ron * Ilimit) * 10 / 10u = (13.5m * 10.54) * 10 / 10u = 143k
 OVP = 5 * 1.16 = 5.8V (max)
 D = VO / Vin = 5 / 19 = 0.263
 I = (Vin - Vo) * tton / L = (Vin - Vo) * DT / L = 5.21A
 Ilimit = 8.785 - 5.21 / 2 = 6.18A
 Iocp = 6.195 * 1.2 = 7.416A
 Rlimit = (Ron * Ilimit) * 10 / 10u = (13.5m * 7.416) * 10 / 10u = 100k

<1> 5V = 283KHz 3V = 330KHz (Vin = 6.5 ~ 12V)
 <2> 5V = 321KHz 3V = 375KHz (Vin = 12 ~ 25V)
 (By Rton = 68K ohm)



sualaptop365.edu.vn


Security Classification		Compal Secret Data		Title	
Issued Date	2013/09/09	Deciphered Date	2016/09/30	3VDSP/5VDSP	
SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B181P	0.5
Date:				Tuesday, March 25, 2014	Sheet 47 of 62



$V_{op} = 1.2 * 1.35 = 1.62V$
 $R_{lim} = \text{limit} * R_{ds(on)} / 10uA, \text{limit} = 13300 / 0.0165 * 10u = 8.06A(\text{min})$
 $t_{on} = 3.85p * R_{ton} * V_{ddq} / (V_{in} - 0.5) = 3.85p * 887k * 1.35 / (19 - 0.5) = 249n$
 $f = V_{ddq} / (V_{in} * t_{on}) = 285.3Khz$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2016/09/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	0.5
				Date:	Tuesday, March 25, 2014
				Sheet	48 of 62

sualaptop365.edu.vn



sualaptop365.edu.vn

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2016/09/30	Title	+1.05VS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, March 25, 2014
				Sheet	49 of 62
				Rev	0.5

PRZ5:Vo-usr=1.7*(150/(150+9.53))=1.598V
 Vusr=540mV
 PRZ11:disable OSR&PT,Rosr=150K
 PRZ10:setting fs R=150=>1Mhz
 Ramp setting:
 PRZ9=100K type:160mV
 PRZ9=>150K type:40mV
 boot voltage setting:
 Vb-ram=1V=>2V
 Vb-ram=0V=>1.7V
 Vb-ram>1.525V=>0V

Iccmax=32A (15w), Iccmax=40A (28w)
 IccTDC=10A (15w), IccTDC=16A (28w)
 IccDyn=27A (15w), IccDyn=32A (28w)

OCP voatge seeting:
 PRZ8=39K ==>18.9mV
 Vimom=1.7V


Rp_n=10.74k Rcs(eff)=0.6m ohm
 1.7V=10*(1+Rimom/39k)*0.6m*32,Rimom=345k

ALERT goes low, THERM=1.08V
 VR_HOT goes low, THERM=1.1V

slew rate(15w,150K)=96mV/uS, slew rate(28w,100K)=84mV/uS
 address selection(15w):1.7*100/(100+150)=0.68V
 address selection(28w):1.7*100/(100+100)=0.85V
 On-time(ton):ON-time is fixed based on the input voltage (at the VBAT pin)




Vssense and Vccsense need to be difference pair

Drop: Error amplifier output.




- 28W@ PRZ27 10K_0402_1%
- 28W@ PCZ21 1500P_0402_50V7K
- 28W@ PRZ24 4.12K_0402_1%
- 28W@ PRZ2 187K_0402_1%
- 28W@ PRZ4 806K_0402_1%
- 28W@ PRZ5 280K_0402_1%
- 28W@ PRZ9 100K_0402_1%
- 28W@ PRZ17 3K_0402_1%
- 28W@ PRZ23 2.1K_0402_1%
- 28W@ PRZ18 61.9K_0402_1%

not mount 需特别注意 (15w@, 28w@)





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2016/09/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-B181P
				Rev
				1.5
Date: Tuesday, March 25, 2014		Sheet 50 of 62		



150U 2V M D2 ESR9M SX H1.9
PCZ73


sualaptop365.edu.vn

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2016/09/30	Title	PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B181P	0.5
Date: Tuesday, March 25, 2014				Sheet	51 of 62





sualaptop365.edu.vn

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2016/09/30	Title
				+1.5VS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-8181P
				Rev
				0.5
				Date: Tuesday, March 25, 2014
				Sheet 52 of 62




MEMO:PRA4 and PQA5 are not mount

PH1 is next to CPU :
 CPU thermal protection at 92 degree C
 Recovery at 56 degree C




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2016/09/30	Title	ADP_OCP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE REPRODUCED, COPIED, EITHER WHOLLY OR IN PART, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B181P
Date:	Tuesday, March 25, 2014	Sheet	53	of	62

sualaptop365.edu.vn




Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2013/03/19	Deciphered Date	2013/03/19
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETITIVE DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THIS SHEET FOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Docu No	RT880AGOW	Docu Rev	LA-B181P
Issue	10/20/2012 9:30:14	Issue	01


+VGA_CORE




+VGA_CORE




+VGA_CORE



+VGA_CORE




+VGA_CORE



sualaptop365.edu.vn


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/03	Deciphered Date	2016/09/30	Title	VGA CHIP DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B181P	0.5
Date:	Tuesday, March 25, 2014	Sheet	55	of	62

换jump




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2016/09/30	Title	+1.8VS VGA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Date:	LA-B181P
				Sheet	56 of 62

換 jump



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2016/09/30	Title	+0.95VS VGA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B181P	0.5
				Date:	Sheet 57 of 62




CPU DC/DC	
TPS51622ARSMR 50-51	
INPUTS	OUTPUTS
B+	VCC_CORE
SYSTEM DC/DC	
RT8243AZQW 47	
INPUTS	OUTPUTS
B+	3VDS/5VDS
SYSTEM DC/DC	
RT8207MZQW 48	
INPUTS	OUTPUTS
B+	1.35V_VDDQ
	0.675VS
SYSTEM DC/DC	
SY8206DQNC 49	
INPUTS	OUTPUTS
B+	1.05VS
SYSTEM DC/DC	
SY8003DFC 52	
INPUTS	OUTPUTS
B+	1.5VS
SYSTEM DC/DC	
RT8880BGQW 54-55	
INPUTS	OUTPUTS
B+	VGA_CORE
SYSTEM DC/DC	
SY8003DFC 56	
INPUTS	OUTPUTS
B+	+1.8VS_VGA
SYSTEM DC/DC	
SY8003DFC 57	
INPUTS	OUTPUTS
B+	+0.95VS_VGA

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/03	Deciphered Date	2014/12/31	Title
				Power Block Diagram
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DocuSign Release
				LA-S181P
				Date: 1/28/2015 10:25:25 AM Page 25 of 25

Power ON Sequence

Timing Diagram for G3 to S0/M0 [Deep Sx Platform]



sualaptop365.edu.vn

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
Size	C	Document Number	LA-B181P	Rev
Date:	Tuesday, March 25, 2014	Sheet	59	of 62

Version change list (P.I.R. List)

Item	Date	Fixed Issue	Reason for change	Modify List	Phase
1	20131030		Delete 1.PQ307 2.charger air line power circuit 3.change AON7506 to SI7716(PQ106) 4.change NDS0610 to LBSS84L 5.change AON7506 to SI7716 6.change 47U 6.3V to 22U 6.3V (PCH8,PCH9) 7.PR9512 mount	1.customer request 2.customer request 3.customer common part 4.compal change 5.customer common part 6.vender reveiw	DB0 DB0 DB0 DB0
2	20131031		1.10U_0805_25V==>2200p_0402_50V not mount(PC160) 2.PC107,PR111,PC121,PC305,PR314 PC313,PC308,PR315,PC312,PCH4,PCZ3,PRZ13,PCZ13 PCZ20,PCZ26,PCW1,PCV4,PRV70,PCV107 3.change 147K_0402_1% to 237K_0402_1% (PRV34) change 560P_0402_50V7K to 470P_0402_50V7 (PCV88) change 10.7K_0402_1% to 22.6K_0402_1%(PRV47) change 9.76K_0402_1% to 5.6K_0402_1%(PRV51) change 15K_0402_1% to 19.1K_0402_1%(PRV55) change 910K_0402_5% to 20.5K_0402_1%(PRV75) change 910k_0402_1% to 910_0402_1%(PRV53) change 3.48K_0402_1% to 3.4K_0402_1%(PRV69) change 910k_0402_1% to 910_0402_1%(PRV77) 4.remove PR9510,PR9512,PR9514,PR9513 5.remove PC318,PRH10,PRW10,PCW13 6. PRH8,PRW8 not mount 7.22u/0805 6.3V to 22u/0603 6.3V PC1504,PC1501 PC1505,PC1802,PC1803,PC1805,PC1806,PC9502,PC9503, PC9505,PC9506,PCH9,PCH10,PCH11,PCH8 8.0.22U_0402_6.3V6K to 0.22U_0603_50V7K (PC128)	1.EMI feedback 2.EMI feedback 3.power vender feedback 4.power change fb sense 5.for compal module design 6.current limit design	DB0 DB0 DB0 DB1 DB1 DB1 DB1 DB1 DB1 SI1 SI1 SI1
3	20131101		1.remove PRW11	1.HW request	
4	20131112		1.not mount PRW7 2.change 0_0402_1% to 0_0402_5%(PR1502,PR1804, PR9504,PR9508,PR9511,PR9515)	2.AMD request	
5	20131202		1.not mount PRZ36,PRV32 and PCV86 2.PC128 change 0.22U_0603_25V to 0.22U_0402_6.3V6K 3.add PD16,PRV43 4.add PRV45,PRV48,PCV99 and PRV50	1.PWR request 2.PWR request 3. customer request 4.richtek request	SI1 SI1 SI2 SI2

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		Deciphered Date		Title		
				PIR List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size B	Document Number	Rev		
		LA-B181P		0.5		
		Date:	Tuesday, March 25, 2014	Sheet	60 of 62	

Version change list (P.I.R. List)

Item	Date	Fixed Issue	Reason for change	Modify List	Phase
6	20131210		add PRV78 1K_0402_1% PRV62 5.76K_0402_1% PRV64 10K_0402_1% PRV80 1K_0402_1% PRV79 10K_0402_1% PRV52 137K_0402_1%	RITCHTEK issue request	DB0 DB0 DB0 DB0
	20131221		PRM2 Change 4.7_1206_5% to 0.1206_5% PCM7 Change 680P_0603_50V7K to 1000P_0603_50V7K PR314 not mount==>mount PC313 not mount==>mount PR315 not mount==>mount PC312 not mount==>mount PCZ13 not mount==>mount PRZ13 not mount==>mount PCZ20 not mount==>mount (28W) PRZ26 not mount==>mount (28W)	EMI request	DB0 DB0 DB0 DB1 DB1
	20131226		PRV31 Change 10_0402_1% to 1_0402_1% PRV34 Change 127K_0402_1% to 84.5K_0402_1% PRV47 Change 22.6K_0402_1% to 7.32K_0402_1% PRV51 Change 5.6K_0402_1% to 12.4K_0402_1% PRV55 Change 19.1K_0402_1% to 14K_0402_1% PRV75 Change 20.5K_0402_1% to 2.8K_0402_1% PRV77 Change 910_0402_1% to 1.3K_0402_1% PRV53 Change 910_0402_1% to 1.3K_0402_1% PC128 Change 0.22U_0603_6.3V to 0.22U_0402_6.3V	RITCHTEK issue request	DB1 DB1 DB1 DB1 SI1
	20140102		PRM2 Change 0.1206_5% to 4.7_1206_5% PCM7 Change 1000P_0603_50V7K to 680P_0603_50V7K PUV1 change RT8880BGQW to RT8880CGQW	EMI request RITCHTEK request	SI1 SI1
	20140103		PR14,PQ2 and PR13 are not mount. PR11 Change 330_0402_1% to 680_0402_1%	Customer request	
	20140106		PRV80 mount==>not mount PRV79 not mount==>mount	RITCHTEK issue request	
	20140213		add PC8,PC9 and PC10 mount PR111,PC121,PC107 and PC129 PC107 2200P_0402_50V7K==>0.022_0402_25V PC129 0.1U_0402_50V7K==>0.022_0402_25V	EMC request EMC request	
	20140214		add PC161 2200P_0402_50V7K not mount	EMC request	SI1 SI1 SI2 SI2

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		Deciphered Date		Title		
				PIR List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size B	Document Number	Rev		
		LA-B181P		0.5		
		Date:	Tuesday, March 25, 2014	Sheet	61	of 62

Rev	Item	Date	Insert	Page	Change Cause	Modify Description
0.2	1	11/28	CKT, LAYOUT	6	-Design issue	-Change RC225 pin 1 connection from +3VS to +3VS
0.2	2	11/28	CKT, LAYOUT	7	-Follow CHICLET	-Move FPM LPC CLK from part 0 to part 1
0.2	3	11/28	CKT	8	-DGPU_PWR_EN voltage level incorrect issue	-Uninstall RC125
0.2	4	11/28	CKT, LAYOUT	9	-DGPU power on sequence	-Change RC118 to 100K and add GC121 to timing delay.
0.2	5	11/28	CKT, LAYOUT	18	-Footprint incorrect issue	-Modify U16 footprint to SC70-5
0.2	6	11/28	CKT, LAYOUT	21	-No used.	-Remove CLK_PCI_DEBUG from JMIN1 pin 19
0.2	7	11/28	CKT	23	-OS3 can't turn on issue	-Uninstall RL26
0.2	8	11/28	CKT	30	-Follow HP BIOS code request	-Uninstall R134
0.2	9	11/28	CKT, LAYOUT	32	-Avoid leakage issue.	-Swap Q88 pin 1 and pin 3
0.2	10	11/28	CKT, LAYOUT	32	-Footprint incorrect issue	-Modify C187 footprint to 0402 package
0.2	11	11/28	CKT, LAYOUT	33	-Design issue	-Swap GPU FREQ RX bus PIN signal and CV1-CV8 change to 0.22u
0.2	12	11/28	CKT, LAYOUT	28	-Current limit	-Add R860
0.2	13	11/28	CKT, LAYOUT	30	-Vendor request	-U11 pin 6 add external 4.7K PU to +3VS, FPM
0.2	14	11/28	CKT	32	-Follow CHICLET	-Change R255, R257, and R493 to 10Kohm -Delete GC12 and add buffer U20 and U21.
0.2	15	12/02	CKT, LAYOUT	6	-Follow CHICLET	QCK3 net name from HDA_SDOUT_AUDIO change to HDA_SDOUT
0.2	16	12/02	CKT, LAYOUT	32	-Follow CHICLET	add R101, R102, R108, R105, R106 1. swap Q12 pin 1 and pin 3
0.2	17	12/02	CKT, LAYOUT	23	-leakage issue and FAR suggest	2. Install RL40 3. Reserve 2 resistor (RL48, RL49) connection Q12.2 to +3VS and +LAN_VDD_3V3.
0.2	18	12/02	CKT, LAYOUT	34	-Follow 2013 RRR	-Add D14
0.2	19	12/02	CKT	35	-DGPU power on sequence	-Uninstall RS076, RS074
0.2	20	12/03	CKT, LAYOUT	40	-Follow CHICLET	-change +1.05VS_MODPHY switch circuit

ZPL40/50/70 from DB-R to SI LA-B181P REV:0.2 -> 0.3 Modify <2013.12.04 - 2013.12.17>						
0.3	1	12/04	CKT, LAYOUT	29	-Follow 2013 RRR	-update FAN control circuit delete Q4108, RS080 and add U2, C31
0.3	2	12/05	CKT	35	-DGPU power on sequence	-C4816 from 0.01u change to 0.022u
0.3	3	12/05	CKT	9	-DGPU power on sequence	-Change RC121 to 0ohm and uninstall CC127 (BIOS code control timing)
0.3	4	12/05	CKT, LAYOUT	10, 33	-For PCB Gen2	-change C268, C269, C281, C282, C283, C284, C286, C287, C492, C493, C494, C495, C496, C497, C498 from 0.22u to 0.1u
0.3	5	12/06	CKT	12	-Follow CHICLET	-Change RC174 from 5.11ohm to 0ohm
0.3	6	12/06	CKT	11	-Follow INTEL schematic	-Change RC156 from 110ohm to 130ohm install
0.3	7	12/06	CKT, LAYOUT	29	-Platform ID identify	-add R82, R86
0.3	8	12/06	CKT, LAYOUT	32	-	-resistor R138, R137 co-layer with U20, U21
0.3	9	12/06	CKT, LAYOUT	40	-	-resistor R135 co-layer with Q185
0.3	10	12/09	CKT, LAYOUT	43	-No leakage issue	-remove Q57
0.3	11	12/09	CKT	26	-Follow CHICLET	-R436 from 220hm change to 33ohm
0.3	12	12/09	CKT, LAYOUT	17	-Follow INTEL schematic	-install Q267, C265, C264, RD11, RD12, RD18 and re-placement RD7, RD8, RD15
0.3	13	12/09	CKT, LAYOUT	11	-Follow INTEL schematic	-Re-placement RC154
0.3	14	12/09	CKT, LAYOUT	12	-Follow INTEL schematic	-Add RC183, CC47, RC189, CC75
0.3	15	12/10	CKT, LAYOUT	10	-For WWAN, Touch share USB port	-Add R138, R139
0.3	16	12/10	CKT, LAYOUT	4	-Follow CHICLET	-Add C32
0.3	17	12/11	CKT, LAYOUT	6	-Follow INTEL schematic	-resistor RC330
0.3	18	12/11	CKT, LAYOUT	21	-solve SIM card can't detect issue	-delete RS079, Q4107 and add C2
0.3	19	12/13	CKT, LAYOUT	9	-Follow Rant	-R103 change to test point T184
0.3	20	12/13	CKT	8	-solve DGPU power issue	-install RC125
0.3	21	12/13	CKT, LAYOUT	21	-Follow Rant	-Q81, Q4113 from two angle MOS change to dual MOS (Q90)
0.3	22	12/13	CKT, LAYOUT	22	-QDD power issue	-Add Q63
0.3	23	12/13	CKT, LAYOUT	23	-LAN power issue	-delete JHW1, RL26
0.3	24	12/13	CKT, LAYOUT	21	-no need	-delete R205, C292
0.3	25	12/13	CKT	25	-For V drop test	-C1512 from 100u change to 150u
0.3	26	12/13	CKT, LAYOUT	9	-hp request	-QDD_DAH8 from GPIO14 change to GPIO3
0.3	27	12/13	CKT, LAYOUT	21	-For GPIO initial status	-add R91
0.3	28	12/14	CKT, LAYOUT	12	-solve power ripple	-add CC77, CC78, CC79
0.3	29	12/16	CKT, LAYOUT	9	-reserve for MBHY sequence	-add RC377

ZPL40/50/70 from DB-R to SI LA-B181P REV:0.3 -> 0.4 Modify <2013.12.18 - 2013.12.25>						
0.4	1	12/20	CKT	9	-Follow HP request	-install RC272, RC273
0.4	2	12/20	CKT, LAYOUT	15	-Follow Intel PDG	-Remove RD26, install RD21
0.4	3	12/20	CKT, LAYOUT	16	-Follow Intel PDG	-Uninstall CD52, CD53, CD54, RD11, RD12, RD19 and re-placement RD7, RD8, RD15
0.4	4	12/20	CKT, LAYOUT	19	-Follow Vendor request	-Reserve R62
0.4	5	12/20	CKT	19	-Follow HP request	-Change R82, R86 to 0 ohm
0.4	6	12/20	CKT	20	-Follow Intel PDG	-Change R93 and R94 to 470 ohm
0.4	7	12/20	CKT	21	-Compal Request	-install R91
0.4	8	12/20	CKT, LAYOUT	22	-Customer modify GPIO table	-Remove Q84, R884, Change JQ501 pin 11 netname to QDD_DAH
0.4	9	12/20	CKT	23	-Prepare leakage issue when S3, S5	-Uninstall RL40, Q12, RL48, RL48 install RL34
0.4	10	12/20	CKT	24	-Vendor Request	-Reserve RA40, UA101 pin 37 add RT57 10K PU to +5VS
0.4	11	12/20	CKT, LAYOUT	31	-Vendor Request	-Remove R1363, R1365, R1367, C421, C423, C414, L31, L32, L34, R1364, R1366, and R1368. Modify CRT pi filter
0.4	12	12/20	CKT, LAYOUT	40	-Follow Compal common design	-Modify MBHY Power circuit
0.4	13	12/23	CKT, LAYOUT	30	-Follow RF team request	-install C80, C506, C91 -Reserve C90, C504, C91, C505, C92, C506, C93, C507, C95, C509, C110, C579, C111, C579, C108, C576, C82, C559, C83, C560, C84, C561, C86, C565, C89, C563, C94, C568, C96, C571, C112, C580, C109, C397, C106, C374, C97, C572, C105, C573, C130, C281, C131, C392, C132, C383, C133, C384, C134, C385, C135, C386, C136, C387, C137, C388, C138, C389
0.4	14	12/24	CKT, LAYOUT		-Follow ESD team request	-install C113, C129 -Reserve C114, C115, C116, C121, C123, C124, C128, C129

ZPL40/50/70 from SI to PV-1 LA-B181P REV:0.3 -> 0.4 Modify <2014.02.05-2014.>						
0.5	1	02/05	CKT	21	-OSable pull high	-R93 change to 8
0.5	2	02/05	CKT	18, 19	-For LVDS SKU	-R163, R63 change to LVDS@
0.5	3	02/05	CKT	19	-For eDP SKU	-R172 change to eDP@
0.5	4	02/05	CKT	19	-For Lid Switch issue	-R166, R175 change to 3.3K
0.5	5	02/05	CKT, LAYOUT	22	-For QDD issue	-add R468, reserve C151 -1. QAZ, QAZ3 combine to dual mos QAZA, QAZB 2. Q91, Q182 combine to dual mos Q91A, Q91B 3. Q86, Q87 combine to dual mos Q86A, Q86B 4. Q63 change to Q63A, Q63B 5. Q412, Q414 combine to dual mos Q412A, Q412B -add D15 and move RS075, C4819
0.5	7	02/10	CKT, LAYOUT	35	-For GPU Power Sequence	-add C594, C595, C596
0.5	8	02/10	CKT, LAYOUT	28	-Follow ESD team request	-Move U4101 circuit close to JCRT
0.5	9	02/10	LA YOUT	31	-	-modify U44 circuit
0.5	10	02/11	CKT, LAYOUT	40	-SL559M1420VTR is single source issue	-improve VSA_PWRGD signal quality
0.5	11	02/12	CKT	33	-	-R5594 from 3.25k change to 0ohm
0.5	12	02/13	CKT, LAYOUT	11, 19	-Follow RF team request	-add C139, C140, C421 -1. FPR_OFF from GPIO11 change to GPIO65 2. change JAUDD1.16 from +3V_PCH to +3VS 3. disconnect EC pin125 and CPU pinA10 rename EC pin125 "PCH_PCIE_WAKEB" to "EC_GPIO25" and add R249 pull up to +3VDS 4. R913 is not install 5. connector EC pin103 to JMIN1 pin1 (LAN_WAKEB), JMIN2 pin15 change to NC 6. connector EC pin105 to CPU pinA15 (PCH_PCIE_WAKEB) 7. change R93 pull up power rail from +3VS_WLAN to +3VDS and install R93 8. add JP4102 between +3VDS and +3V_WWAN

sualaptop365.edu.vn

Security Classification	2011/1/15	Compal Secret Data	2010/12/01	Title	HW_PRR1
Issued Date	2011/1/15	Discontinued Date	2010/12/01	Doc Number	LA-B181P
<small>THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS DRAWING IS UNCLASSIFIED AND PUBLIC RELEASE FROM 08/20/2014.</small>					
Rev	0.5	Date			