



# R53 AMD Comal UMA/Muxless SYSTEM DIAGRAM

Stackup

TOP  
GND  
IN1  
IN2  
VCC  
BOT




	<b>PROJECT : R53</b>		Date: Tuesday, November 22, 2011   Sheet 1 of 44
	Quanta Computer Inc.		
	Size Custom	Document Number BLOCK EE DIAGRAM	




PEG X 8

**HDT+ Connector for Debug only**





**VID Override Circuit**



**PROJECT : R53**  
**Quanta Computer Inc.**

Size Custom Document Number **Liano PCIE/UMI/GPP** Rev 1A


Date: Monday, November 14, 2011 Sheet 2 of 44



Trinity APU

Trinity APU

Soldermask openings for all bottom side vias/TPs under FS1




**PROJECT : R53**  
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
<b>Llano DDR3 MEM I/F</b>		
Date: Monday, November 14, 2011	Sheet 3	of 44


Place caps with APU < 1 inch  
route PCIe as 85ohm +/- 10%

DP0 output to  
eDP to LVDS converter



Display port power 1.5V min 1.2v max : 1.65v


DP1 output to Hudson-M2  
for VGA translator interface



4/19 HDMI change to DP2 for Comal.


DP2 output to  
HDMI connector

note -HDMI P&N can not swap





Note: CLK\_APU\_HCLKPN is 100MHZ SSC


Note: CLK\_DP\_NSSCPN is 100MHZ non-SSC



Thermal





Trinity APU



over 120 degree C= Low

When 100K-NTC 100 C=6.164K  
Thermal Trip = 120 C



SI,AMD no concern  
so remove TP10,  
TP17, TP18, TP16, TP23

DMAACTIVE\_L controls  
entry and exit from the  
sleep and power states

FS1R1 signals is for detect CPU TYPE and protect it.  
FS1R1 CPU this pin is N.C  
FS1R2 CPU this pin is LOW  
can remove it at MP


**PROJECT : R53**  
**Quanta Computer Inc.**  
R23

Size	Document Number	Rev
	Llano Display/Misc	1A






Monday, November 14, 2011 11:58 AM

APU POWER TABLE


PIN NAME	NET NAME	VOLTAGE
VDD	+VCC_CORE	+1.1V
VDDNB	+VDDNB_CORE	??
VDDIO	+1.5VSUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V




SI , change to 22u for improve +VDDNB\_CORE transient




36A Maximum IDDspike 50A





25A Maximum IDDNBspike 33A



DECOUPLING between PROCESSOR and DIMMs Across VDDIO and VSS split



If the VSS plane is cut to create a VDDIO plane, ceramic capacitors are connected across the VDDIO and VSS plane split as follows








Trinity APU



Trinity APU

	<b>PROJECT : R53</b>		
	Quanta Computer Inc.		
	Size Custom	Document Number	Rev 1A
<b>Llano POWER/GND</b>			
Date: Friday, November 11, 2011	Sheet 5	of 44	





remove PCIE\_RST2# from AMD recommend




GEVENT0# internal pull Hi 8.2K to +3V  
 GEVENT1# internal pull Hi 8.2K to +3V  
 GEVENT23# internal pull Hi 8.2K to +3V  
 GEVENT5# internal pull Hi 8.2K to +3VS5  
 PCIE\_WAKE# no need to pull Hi resistor from check list  
 CLK\_REQ2# internal pull Hi 8.2K to +3V  
 CLK\_REQ3# internal pull Hi 8.2K to +3V  
 CLK\_REQ4# internal pull Hi 8.2K to +3V  
 SCL1, HP request Image sensor  
 SMBUS reserve to FCH  
 This pin is used to power down VGA DAC regulators when CRT no connected  
 GEVENT16# internal pull Hi 8.2K to +3VS5  
 GEVENT15# internal pull Hi 8.2K to +3VS5

SCL3 of a TSI-capable APU's thermal bus, Pulled up to APU\_VDDIO. Resistor value verified in the relevant APU design guide.





**PROJECT : R53**  
 Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
	<b>Hudson-M3 GPIO/USB/AZ/RGMII</b>	
Date: Friday, November 11, 2011	Sheet 6	of 44






**PROJECT : R53**  
 Quanta Computer Inc.

Size	Document Number	Rev
Custom	<b>Hudson-M3 ACPI/PCI/CLOCK</b>	1A
Date: Monday, November 14, 2011	Sheet 7 of 44	



Vender	Size	P/N
AMIC	2M	AKE382N0801
WINBOND	2M	AKE38FP0N01
Socket		DFHS08FS023




PLACE SATA\_CAL RES VERY CLOSE TO BALL OF HUDSON-M2/M3

Integrated Clock Mode: Leave unconnected.

Add GPIO for G-sensor LED control

GPIO52 internal pull Hi 8.2K to +3V  
 GPIO53 internal pull Hi 8.2K to +3V  
 GPIO54 internal pull Hi 8.2K to +3V  
 GPIO57 internal pull Hi 8.2K to +3V  
 GPIO58 internal pull Hi 8.2K to +3V

ID4	ID3	ID2	ID1	ID0	CONFIG	31- Level BOM	Item
0	0	0	0	0	UMA		1
0	0	0	1	0			2
0	0	1	0	0			3
0	0	1	1	0			4
0	1	0	1	0			5
0	1	1	1	0			6
1	0	0	1	0			7
1	0	1	1	0			8
0	0	0	0	1	SG / Muxless		9
0	0	1	0	1			10
1	0	0	1	1			11
1	0	1	1	1			12



TEMP(0-3) Temp Monitor Not Implemented 10-KΩ 5% pull-up to +3V55 or 10-KΩ 5% pull-down


SIDE_PORT_ID2	SIDE_PORT_ID1	SIDE_PORT_ID0	Manufacturer
0	0	0	Samsung
0	0	1	Hynix
0	1	0	NC
0	1	1	no support side port

**PROJECT : R53**  
 Quanta Computer Inc.


Size	Document Number	Rev
Custom	<b>Hudson-M3 SATA/HWM/SPI</b>	1A
Date:	Friday, November 11, 2011	Sheet 8 of 44



PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.




SI2, remove discharge circuit  
 SI, reserve for leakage issue

			<b>PROJECT : R53</b>	
			Quanta Computer Inc.	
Size	Document Number	Rev		
Custom	Hudson-M3 POWER/GND	1A		
Date:	Friday, November 11, 2011	Sheet	9	of 44

# STRAPS PINS

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.



## REQUIRED STRAPS

	-----	PCI_CLK1	-----	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	CLK_RTC
<b>PULL HIGH</b>	-----	ALLOW PCIE Gen2  DEFAULT	-----	USE DEBUG STRAP	non Fusion CLOCK MODE	AMD internal EC ENABLED	CLKGEN ENABLED  DEFAULT	LPC ROM  DEFAULT	S5 PLUS MODE ENABLED
<b>PULL LOW</b>	-----	FORCE PCIE Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM	S5 PLUS MODE DISABLED DEFAULT

# DEBUG STRAPS


FCH has 15K Internal Pull Up for PCI\_AD[27:23]



remove reserve pull low resistor  
reserve test point only.

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
<b>PULL HIGH</b>	USE PCI PLL  DEFAULT	DISABLE ILA AUTORUN  DEFAULT	USE FC PLL  DEFAULT	USE DEFAULT PCIE STRAPS  DEFAULT	DISABLE PCI MEM BOOT  DEFAULT
<b>PULL LOW</b>	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT



# FCH\_PWRGD




**PROJECT : R53**  
Quanta Computer Inc.

Size Custom	Document Number <b>Hudson-M3 STRAP/PWRGD</b>	Rev 1A
Date: Friday, November 11, 2011   Sheet 10 of 44		



# ANX3110 Power Up Sequence




GPIO\_0 : Define VAR\_BL & BL\_EN & DIGON H/W or S/W control power up timing Pull Hi for H/W mode ---chip have defined power up timing Pull Low for S/W mode -- APU through DPRX port to program it



## ANALOGIX ANX3110








That is for debug only, can let it to NC








DPRX\_HPDM : It will transfer to Hi when power enable

<b>PROJECT : R53</b> Quanta Computer Inc.		
Size Custom	Document Number ANX3110	Rev 1A
Date: Friday, November 11, 2011	Sheet 11 of 44	




13,40 +0.75V\_DDR\_VTT  
 2,3,4,5,13,40,41,44 +1.5VSUS  
 5,24,6,8,9,10,11,13,14,16,18,23,24,25,26,27,28,29,30,31,32,33,41,42,44 +3V

<b>PROJECT : R53</b> Quanta Computer Inc.		
Size Custom	Document Number	Rev 1A
<b>DDR3 DIMM-0</b>		
Date: Friday, November 11, 2011	Sheet 12 of 44	




	<b>PROJECT : R53</b>		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number	2.3,4,5,12,40,41,44	+1.5VSUS
<b>DDR3 DIMM-1</b>		2.4,6,8,9,10,11,12,14,18,23,24,25,26,27,28,29,30,31,32,33,41,42,44	
Date: Friday, November 11, 2011		Sheet 13	of 44





	Chelsea	Thames
Ra	1.69K	n/a
Rb	n/a	1.27K
Rc	1K	2K





**PROJECT : R53**  
Quanta Computer Inc.

Size Custom	Document Number <b>Chelsea_PCIE_Interface</b>	Rev 1A
Date: Monday, November 14, 2011   Sheet 14 of 44		




MEM_ID[3:0]	Vendor	Type	Vendor P/N
0000	Hynix- B die	84Mx16 *8, 900Mhz	H5TQ1G63DFR-11C
0001	Micron- G die	84Mx16 *8, 900Mhz	MT41J64M16JT-107G:G
0010	Samsung- G die	84Mx16 *8, 900Mhz	K4W1G1646G-BC11
0011	Hynix- D die	128Mx16 *8, 900Mhz	H5TQ3G63DFR-11C
0100	Micron- D die	128Mx16 *8, 900Mhz	MT41J28M16JA-107G:D
0101	Samsung- C die	128Mx16 *8, 900Mhz	K4W2G1646C-HC11
0110			
0111			
1000			
1001			
1010			
1011			
1100			
1101			
1110			
1111			

GPIO16 GPIO20 GPIO15

Thames-XT	PWRCNTL_2	PWRCNTL_1	PWRCNTL_0	VGA CORE
L	0	0	0	1.0V
M	0	0	1	0.9V
H	0	1	0	0.875V
	1	1	1	0.85V
	0	0	0	0.8V
	1	0	1	0.75V




Access to SMBus and SDA/SCL is mandatory on all designs. Add test points on SMBus and SDA/SCL for debug




14,16,18,19,44 +1.0V\_VGA  
 16,18,19,43 +1.8V\_VGA  
 17,18,42 +3V\_DELAY

**PROJECT : R53**  
**Quanta Computer Inc.**

Doc#  Document Number  
**Chelsea\_Main & GND**

Date: Friday, November 11, 2011 3:58:15 of 44 Rev: 1A

Memory Type	
DDR3	27-MHz ( $\pm 30$ ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
GDDR5	27-MHz (3.3 V) oscillator connected to XO_IN, and 100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be spread since internal spreading is used.)



SI, follow Thames design


Debug only,  
for clock observation,  
if not needed, DNI

route 50ohms  
single-ended/  
100ohms diff and keep short


- 14,18,19,44 +1.0V\_VGA
- 15,18,19,43 +1.8V\_VGA



<b>PROJECT : R53</b>		
<b>Quanta Computer Inc.</b>		
Size Custom	Document Number <b>Chelsea_XTAL</b>	Rev 1A
Date: Monday, November 14, 2011	Sheet 16 of 44	



SI , default setting should be PU from AMD SCH review result




CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS. NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512kbit, M25P05A (ST) 101 - 2Mbit, M25P10A (ST) 101 - 4Mbit, M25B40 (ST) 100 - 512kbit, Pm25LV512 (Chingis) 101 - 1Mbit, Pm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX

Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1


It is a shared pin strap with CONFIG[2:0] if BIOS\_ROM\_EN is set to 0.

Power Up/Down Sequence




**PROJECT : R53**  
Quanta Computer Inc.

Size Custom	Document Number <b>Chelsea_LVDS / STRAP</b>	Rev 1A
Date: Friday, November 11, 2011		Sheet 17 of 44



Support BAC0 Mode




**PROJECT : R53**  
Quanta Computer Inc.

Size Custom	Document Number Chelsea_Power & BACO	Rev 1A
Date: Monday, November 14, 2011   Sheet 18 of 44		








For Thames a dedicated BEAD is required for each DPAB\_VDD18, DPCD\_VDD18, DPEF\_VDD18

For Thames a dedicated BEAD is required for each DPAB\_VDD10, DPCD\_VDD10, DPEF\_VDD10



**PROJECT : R53**  
Quanta Computer Inc.

Size Custom	Document Number <b>Chelsea_DP Powers</b>	Rev 1A
Date: Monday, November 14, 2011		Sheet 19 of 44




For Chelsea,  
Uninstall Ra, Rb, Rc and Rd

For Thames  
Install Ra Rb Rc Rd  
install 240 Ohm for Re AND Rf

**PROJECT : R53**  
Quanta Computer Inc.

Size Custom	Document Number <b>Chelsea_MEM_Interface</b>	Rev 1A
Date: Friday, November 11, 2011	Sheet 20	of 44

# CHANNEL A: 256MB/512MB DDR3




**PROJECT : R53**  
Quanta Computer Inc.

Site Custom	Document Number <b>VRAM-A (DDR3 BGA96)</b>	Rev 3A
Date: Friday, November 11, 2011		Sheet 21 of 44

18.20.22.44 +1.5V\_VGA +1.5V\_VGA







CHANNEL B: 256MB/512MB DDR3






**PROJECT : R53**  
**Quanta Computer Inc.**

Site	Document Number	Rev
Custom	VRAM-B (DDR3 BGA96)	3A
Date: Friday, November 11, 2011		Sheet 22 of 44

# LID Switch







## Coupling CAP.








		<b>PROJECT : R53</b> <b>Quanta Computer Inc.</b>	
Size	Document Number	Rev	
Custom	LCD CONN/LID/CAM	1A	
Date: Friday, November 11, 2011		Sheet	23 of 44






CRT PORT




HOLE




	<b>PROJECT : R53</b>		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number <b>CRT,Hole</b>	
Date: Friday, November 11, 2011		Sheet 24 of 44	




**Cost down backup solution of HDMI DDC Level Shift**




**HDMI HPD SENSE**




SI , Q33,Q34 change to dual type MOS Q49





SI , add R537 PU to fix CR can't write issue




SI , EMI reserve for debug




SI , PCIe port change from port 2 to port 0




Close to chip pin




SI, add C981 for EMI issue






















SD / MMC  
CARD READER  
CN12



+3VCARD CLOSE CONN



2,4,6,8,9,10,11,12,13,14,18,23,24,25,26,28,29,30,31,32,33,41,42,44 +3V  
8,18,24,25,26,30,31,32,41 +5V



Digital

Analog

Check layout mount location

EMI Request

INT. SPEAKER

EMI




SI, EMI change to 0.1u

SI, add for EMI debug


**PROJECT : R53**  
Quanta Computer Inc.

Size Custom	Document Number <b>Azalia 92HD80</b>	Rev 1A
Date: Friday, November 11, 2011	Sheet 27	of 44


USB 3.0 USB3.0 X 2/USB2.0 COMBO



Line out



MIC








COMPONENT CHOICES:  
 The selection of ferrite beads can have a large effect on THD+N, causing failures versus the WLP requirements. At this time, IDT has verified three ferrite beads that will meet the WLP performance requirements:  
 Murata: BLM18BD601SN1  
 TDK: MMZ1608Y601BTA  
 Taiyo Yuden: LF BK 1608HM601-T



PROJECT : R53  
 Quanta Computer Inc.





For EMI 0 ~ 22 ohm



if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs ( excluding PCI\_E\_WAKE# pin )

IND SMD 4.7UH +-20% 680MA (CBC2518T4R7M)  
CV-4707MZ00


Power trace Layout 寬度 > 60mil




	<b>PROJECT : R53</b> Quanta Computer Inc.	
	Size Custom	Document Number <b>RTL 8105E/RJ45</b>
Date: Monday, November 14, 2011   Sheet 29 of 44		




# POWER BOTTON CONNECT





# KEYBOARD Con.



# TOUCH PAD Con.



change to +3VSUS close conn




SI2 , HP request Image sensor SMBUS reserve to FCH


SI , Q21,Q22 change to dual type MOS Q51

		<b>PROJECT : R53</b> Quanta Computer Inc.		Rev
				1A
Size Custom	Document Number KB/SW/TP	Date: Friday, November 11, 2011		Sheet 30 of 44



# CPU FAN



# SATA HDD CONNECTOR





# SATA ODD CONNECTOR SATA ODD





High : ODD power on  
Low : ODD power down

SI , Q28,Q43 change to dual type MOS Q63


# Mini PCI-E Card 1 WLAN





INTEL WLAN CARD PIN 20 W\_DISABLE# have internal pull-up 110k ohm



# Accelerometer Sensor




SI2, add for avoid leakage from SUS power






	<b>PROJECT : R53</b>		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number <b>MINI PCI-E &amp; G-sensor</b>	
Date: Friday, November 11, 2011		Sheet 32 of 44	

ITE pin 100 , 104 , 106 default can not pull up to +3VPCU it will cause chip into test mode






### Smart adapter Type check




Vender	Size	P/N
AMIC	4M	AKE39F-0800
EON	4M	AKE39ZNOQ02
Socket		DFHS08FS023

### 4M SPI EC ROM



### Adapter select




Platform model	GPI042	adapter
SG/DIS	High	90W
UMA	Low	65W

**PROJECT : R53**  
Quanta Computer Inc.

Size Custom Document Number EC (KB3926)ROM Rev 1A

Date: Friday, November 11, 2011 Sheet 33 of 44




**PROJECT : R53**  
**Quanta Computer Inc.**

Size Custom	Document Number Charger (BQ24728)	Rev 1A
Date: Friday, November 11, 2011		Sheet 34 of 44

**+5 Volt +/- 5%**  
 Countinue current:4A  
 Peak current:6A  
 OCP minimum:7.5A

**+3.3 Volt +/- 5%**  
 Countinue current:4A  
 Peak current:6A  
 OCP minimum:7.5A




Place these CAPs close to FETs

Place these CAPs close to FETs

DB



DB


DB for prevent interference



	<b>PROJECT : R53</b> Quanta Computer Inc.	
	Size Custom	Document Number <b>3/5VPCU(TPSS1123A)</b>
	Date: Friday, November 11, 2011	Sheet 35 of 44
	Rev 1A	









**+1.05V PCH Volt +/- 5%**  
**Countinue current:4A**  
**Peak current:6A**  
**OCp minimum:7.5A**

600 mils


$$V_o = 0.5 (R1 + R2) / R2$$



$R_{DSon} = 14m\ ohm$

	<b>PROJECT : R53</b>		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number <b>+1.2V (RT8228)</b>	
Date: Friday, November 11, 2011		Sheet 37 of 44	




Reserve for  
ISL6277  
version A  
issue.


			<b>PROJECT : R53</b> Quanta Computer Inc.		
Size	Document Number	ISL6277		Rev	A
Custom	Date: Friday, November 11, 2011	Sheet	38 of	44	




CPU CORE Volt  
 Countinue current:36A  
 Peak current:50A  
 OCP minimum:60A




VDDNB Volt  
 Countinue current:25A  
 Peak current:33A  
 OCP minimum:40A






+1.5V +/- 5%  
 Countinue current:10A  
 Peak current:12A  
 OCP minimum 15A


	<b>PROJECT : R53</b>		Rev 1A
	Quanta Computer Inc.		
	Document Number	DDRIII(G5616)	
Date:	Friday, November 11, 2011   Sheet 40 of 44		



- +5V 8,18,24,25,26,27,30,31,32
- +VIN 23,34,35,36,37,38,40,42,44
- +1.5V 2,4,11,23,32,38
- +1.8V
- +3VS5 3,4,6,8,9,10,12,33,35,36,42,44
- +5VS5 27,28,30,35,36,37,38,39,40,42,43
- +VH28
- +VAD\_1 34
- +3VSUS 30,32
- +12VALW 9,34,44
- +1.5VSUS 2,3,4,5,12,13,40,44
- +3VLANVCC 29


 <b>PROJECT : R53</b> Quanta Computer Inc.			Size	Document Number	Rev
			Custom	Dis-charge IC (GS7502)	1A
Date: Friday, November 11, 2011			Sheet	41	of 44







Symour-XT	PWRCNTL2 (GPIO16)	PWRCNTL1 (GPIO20)	PWRCNTL0 (GPIO15)	V-CORE
L	0	0	0	1.0V
M	0	0	1	0.9V
H	0	1	0	0.875V
	0	1	1	0.85V
	1	0	0	0.8V
	1	0	1	0.75V

	<b>PROJECT : R53</b>	
	Quanta Computer Inc.	
	Size Custom	Document Number +VGA_CORE (RT8232AZ)
Date: Friday, November 11, 2011   Sheet 42 of 44		



DB for prevent interference






**+1.0V/0.935V +/- 5%**  
**Continue current:2A**  
**Peak current:3A**  
**OCp minimum 4.5A**

- +3V 2,4,6,8,9,10,11,12,13,14,18,23,24,25,26,27,28,29,30,31,32,33,41,42
- +VIN 23,34,35,36,37,39,40,41,42
- +3VS5 3,4,6,8,9,10,12,33,35,36,41,42
- +5VS5 27,28,30,35,36,37,38,39,40,41,42,43
- +3V\_VGA 18,30
- +12VALW 9,34,41
- +1.5VSUS 2,3,4,5,12,13,40,41
- +1.5V\_VGA 18,20,21,22

Symour-XT	Voltage level	R1 Value	R1 P/N
17W	1.0V	2.15K	CS22152FB07
25W	0.935V	1.37K	CS21372FB19



**PROJECT : R53**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>+1.0V_VGA (G5193)</b>	Rev 1A
Date: Friday, November 11, 2011   Sheet 44 of 44		

[www.s-manuals.com](http://www.s-manuals.com)