




R23 AMD Sabin UMA/Muxless SYSTEM DIAGRAM

Stackup
TOP
GND
IN1
IN2
VCC
BOT




+3V/+5V
PG.31
+1.1V/+1.1VS5
PG.32
+1.2V/+2.5V
PG.33
+VCC_CORE
PG.34
+VDDNB_CORE
PG.35
+1.5VSUS
+1.0V_VGA
+1.8V_VGA
PG.36
+VGACore
+1.5V_VGA
+3V_VGA
PG.37
Charger
PG.38
Discharger
PG.39

	PROJECT : R23		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number BLOCK DIAGRAM	
Date: Friday, January 28, 2011		Sheet 1 of 40	




Liano APU

HDT+ Connector for Debug only





VID Override Circuit



Quanta Computer Inc.
PROJECT : R23


Size Document Number
Liano PCIE/UMI/GPP Rev. 1A

Date: Friday, January 28, 2011 Sheet 2 of 40



Llano APU

Llano APU




Quanta Computer Inc.

PROJECT : R23

Size	Document Number	Rev
	Llano DDR3 MEM I/F	1A
Date:	Friday, January 28, 2011	Sheet 3 of 40

Place caps with APU < 1 inch route PCIe as 85ohm +/- 10%

DP0 output to eDP to LVDS converter






DP1 output to Hudson-M2 for VGA translator interface

Note: CLK_APU_HCLKP/N is 100MHZ SSC

Note: CLK_DP_NSSCP/N is 100MHZ non-SSC

Display port power 1.5V min 1.2V max : 1.65V

Display port power 1.5V min 1.2V max : 1.65V






Liano APU



AMD internal test only

FS1R1 signals is for detect CPU TYPE and protect it. FS1R1 CPU this pin is N.C. FS1R2 CPU this pin is LOW can remove it at MP

Thermal



over 120 degree C = Low When 100K-NTC 100 C=6.164K Thermal Trip = 120 C




Quanta Computer Inc.
PROJECT : R23


Size	Document Number	Rev
		1A
Liano Display/Misc		
Date: Friday, January 28, 2011	Sheet 4	of 40

APU POWER TABLE


PIN NAME	NET NAME	VOLTAGE
VDD	+VCC_CORE	+1.1V
VDDNB	+VDDNB_CORE	??
VDDIO	+1.5VSUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V




SI EMI




18A
Maximum IDDNBspike 22.5A



4A Up to DDR3-1333 @ 1.50V VDDIO




VDDP_A + VDDP_B = 3.5A




VDDR = 3A (Up to DDR3-1333 @ 1.5V)




VDDA = 0.75A



Liano APU




36A
Maximum IDDspike 50A




DECOUPLING between PROCESSOR and DIMMs Across VDDIO and VSS split


If the VSS plane is cut to create a VDDIO plane, ceramic capacitors are connected across the VDDIO and VSS plane split as follows




VDDP_A + VDDP_B = 3.5A



VDDR = 3A (Up to DDR3-1333 @ 1.5V)






VDDA = 0.75A





Liano APU

Quanta Computer Inc.
PROJECT : R23





Size	Document Number	Rev
	Liano POWER/GND	1A
Date:	Friday, January 28, 2011	Sheet 5 of 40



GEVENT16# internal pull Hi 8.2K to +3V5S
GEVENT15# internal pull Hi 8.2K to +3V5S




remove PCIE_RST2# from AMD recommend



USB 3.0 Not Implemented: left unconnected.

SCL3 of a TSI-capable APU's thermal bus, Pulled up to APU_VDDIO. Resistor value verified in the relevant APU design guide.

Hudson-M2



Note: CLK_FCH_SRC/P/N is 100MHZ SSC
 Note: CLK_PCIE_TRAVIS/P/N is 100MHZ non-SSC
 Note: CLK_DP_NSSCP/N is 100MHZ non-SSC
 Note: CLK_APU_HCLK/P/N is 100MHZ SSC
 Note: CLK_PCIE_HGAP/N is 100MHZ SSC
 Note: GPP_CLK(0:8)P/N is 100MHZ SSC capable




FCH PROCHOT#--- (input 0.8V threshold)
 When it is asserted, it can generate SCI or SMI to OS/BIOS

S5_CORE_EN is necessary to connect enable pin of +3VPCU/+5VPCU regulator for S5+ mode implementation



INTRUDER_ALERT# Left not connected (FCH has 50-kohm internal pull-up to VBAT).

Quanta Computer Inc.
PROJECT : R23


Size	Document Number	Rev
	Hudson-M3 ACP/PCI/CLOCK	1A
Date:	Friday, January 28, 2011	Sheet 7 of 40




Vender	Size	P/N
AMIC	2M	AKE382N0801
WINBOND	2M	AKE38FP0N01
Socket		DFHS08FS023



PLACE SATA_CAL RES VERY CLOSE TO BALL OF HUDSON-M2/M3




Integrated Clock Mode: Leave unconnected.



TEMP(0-3) Temp Monitor Not Implemented 10-KΩ 5% pull-up to +3V55 or 10-KΩ 5% pull-down

SIDE_PORT_ID2	SIDE_PORT_ID1	SIDE_PORT_ID0	
0	0	0	Samsung
0	0	1	Hynix
0	1	0	NC
0	1	1	no support side port




VIN (0-7) Voltage Monitor Not Implemented 10-KΩ 5% pull-up to +3V55 or 10-KΩ 5% pull-down

ID4	ID3	ID2	ID1	ID0	CONFIG	31- Level BOM	Item
0	0	0	0	0	UMA		1
0	0	0	1	0			2
0	0	1	0	0			3
0	0	1	1	0			4
0	1	0	1	0			5
0	1	1	1	0			6
1	0	0	1	0			7
1	0	1	1	0			8
0	0	0	0	1	SG / Muxless		9
0	0	1	0	1			10
1	0	0	1	1			11
1	0	1	1	1			12




PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



STRAPS PINS

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.



REQUIRED STRAPS

	-----	PCI_CLK1	-----	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	CLK_RTC
PULL HIGH	-----	ALLOW PCIE Gen2 DEFAULT	-----	USE DEBUG STRAP	non Fusion CLOCK MODE	AMD internal EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM DEFAULT	S5 PLUS MODE ENABLED
PULL LOW	-----	FORCE PCIE Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM	S5 PLUS MODE DISABLED DEFAULT


DEBUG STRAPS

FCH has 15K Internal Pull Up for PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


FCH_PWRGD






ANX3110 Power Up Sequence









GPIO_0 : Define VAR_EN & BL_EN & DIGON H/W or S/W control power up timing
 Pull Hi for H/W mode
 ---chip have defined power up timing
 Pull Low for S/W mode -- APU through DPRX port to program it



ANALOGIX ANX3110







PROJECT : R23 Quanta Computer Inc.		
Size Custom	Document Number ANX3110	Rev 1A
Date: Friday, January 28, 2011 Sheet 11 of 40		




13.36 +0.75V_DDR_VTT
 2.3,4.5,13.36,37.39 +1.5VSUS
 2,4,6,8,9,10,11,13,14,17,20,22,23,24,25,27,28,29,30,34,37,39 +3V

PROJECT : R23
Quanta Computer Inc.

Size Custom Document Number **DDR3 DIMM-0** Rev 1A
 Date: Friday, January 28, 2011 Sheet 12 of 40





	PROJECT : R23		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number	DDR3 DIMM-1	
Date: Friday, January 28, 2011	Sheet 13	of 40	




P&N swap for layout concern , AMD recommend

P&N swap for layout concern , AMD recommend



100MHz (+/-300ppm) input frequency,
0-0.7V single-ended swing




15,17,36 +1.0V_VGA

15,17,36 +1.8V_VGA










			PROJECT : R23 Quanta Computer Inc.		Rev 1A
Date: Friday, January 28, 2011			Sheet 14 of 40		




MEM_ID[3:0]	Vendor	Type	Vendor P/N	QUANTA P/N	
0000	Samsung	E die	64*16-800MHZ	K4WIG1646S-HC12	Reserved
0001	Hynix	Vega die	64*16-800MHZ	H5TQ163DFR-12C	Reserved
0010	Samsung	Vega die	128*16-800MHZ	H5TQ2063BFR-12C	Reserved
0011	Samsung	C die	128*16-800MHZ	K4W2G1646C-HC12	Reserved
0100	Reserved			Reserved	
0101	Reserved			Reserved	
0110	Reserved			Reserved	
0111	Reserved			Reserved	
1000	Reserved			Reserved	
1001	Reserved			Reserved	
1010	Reserved			Reserved	
1011	Reserved			Reserved	
1100	Reserved			Reserved	
1101	Reserved			Reserved	
1110	Reserved			Reserved	
1111	Reserved			Reserved	

TP198	AEF1	TP199	ADJ	TP200	AEB	TP201	ADJ	TP202	ACIO	TP203	AD7	TP204	AC6	TP205	AC7	TP206	AB9	TP207	AB8	TP208	AB7



Seymour-XT	PWRCTRL0	PWRCTRL1	V-CORE
L	0	0	0.9V
M	0	1	1V
H	1	0	1.1V (Default)
TBD	1	1	NA






CONFIGURATION STRAPS			
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21	VGA ENABLED	0 0 0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD AUD[1] AUD[0]	GENERICC HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0 11

RECOMMENDED SETTINGS
 0= DO NOT INSTALL RESISTOR
 1= INSTALL 10K RESISTOR
 X = DESIGN DEPENDANT
 NA = NOT APPLICABLE

AMD RESERVED CONFIGURATION STRAPS			
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
H2SYNC	GENERICC		
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
GPIO21_BB_EN			


Power Up/Down Sequence



Memory Aperture size


GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.




PROJECT : R23
 Quanta Computer Inc.

Size Custom	Document Number Seymour GND / LVDS/ Straps	Rev 1A
Date: Friday, January 28, 2011	Sheet 16	of 40





Support BACO Mode




PX_EN = 0, for Normal Operation
 PX_EN = 1, for BACO MODE

		PROJECT : R23	
		Quanta Computer Inc.	
Size	Document Number	Seymour_Power_and_NC	Rev 1A
Custom			
Date: Friday, January 28, 2011	Sheet 17	of 40	






MEMORY INTERFACE



support 1Gbit
VRAM (64M X 16)



DIVIDER RESISTORS	GDDR5	DDR3
MVREF TO 1.8V (Ra)	40.2R	40.2R
MVREF TO GND (Rb)	100R	100R



PROJECT : R23
Quanta Computer Inc.

Size Custom	Document Number Seymour/MEM_Interface	Rev 1A
Date: Friday, January 28, 2011	Sheet 18	of 40

1GB DDR3





QCI PN	
SAM 1G	AKD5MGWT500
HYU 1G	AKD5MGWTW00
SAMSUNG	AKD5EGGT500
HYNIX	AKD5LZTWT02


PROJECT : R23
Quanta Computer Inc.

Size Custom	Document Number Seymour VRAM(DDR3 BGA96)	Rev 3A
Date: Friday, January 28, 2011		Sheet 19 of 40


LID Switch




SI EMI







follow L7 Location







EMI & RF





Coupling CAP.




	PROJECT : R23		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number LCD CONN/LID/CAM		
Date: Friday, January 28, 2011	Sheet 20	of 40	




CRT PORT




HOLE



CPU




VGA




	PROJECT : R23	
	Quanta Computer Inc.	
	Size Custom	Document Number CRT,Hole
Date: Friday, January 28, 2011		Sheet 22 of 40



CPU FAN




SATA HDD CONNECTOR




SATA ODD CONNECTOR SATA ODD






RTS5219 max output current for ..
 PIN 10 >= 800mA
 PIN 12 >=400mA



Footprint lqfp48-9x9-5-1_6h








	PROJECT : R23 Quanta Computer Inc.	
	Size Custom Document Number Azalia 92HD80	Rev 1A
Date: Friday, January 28, 2011		Sheet 25 of 40




BLUETOOTH



LEFT SIDE USB2







Right SIDE USB1




Line out

MIC



	PROJECT : R23	
	Quanta Computer Inc.	
Size Custom	Document Number	Rev 1A
USB/BT/Audio Jack		
Date: Friday, January 28, 2011	Sheet 26	of 40



Transformer for 10/100




Lan Con.





	PROJECT : R23 Quanta Computer Inc.		
	Size Custom	Document Number RTL8165EH	Rev 1A
	Date: Friday, January 28, 2011 Sheet 27 of 40		



POWER BOTTON CONNECT




KEYBOARD Con.




KEYBOARD PULL-UP




LED Con.





TOUCH PAD Con.





To TOUCH PAD SW board




		PROJECT : R23 Quanta Computer Inc.	
Size Custom	Document Number LED/KB/SW/TP	Rev 1A	
Date: Friday, January 28, 2011		Sheet 28	of 40



Smart adapter Type check




Adapter select




Platform model	GPIO42	adapter
SG/DIS	High	90W
UMA	Low	65W

Vender	Size	P/N
AMIC	128K	AKE35ZN0801
EON	128K	AKE35FN0Q00
Socket		DFHS08FS023



2M SPI EC ROM




128K byte SPI EC ROM



For GPU thermal



INPUTS				OUTPUTS	
PRE	CLR	CLK	D	Q	Q̄
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H (1)	H (1)
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q ₀	Q ₀





PROJECT : R23
Quanta Computer Inc.

Size Custom	Document Number EC (KB3926)ROM	Rev 1A
Date: Friday, January 28, 2011	Sheet 29	of 40

Mini PCI-E Card 1


WLAN




	PROJECT : R23		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number MINI_PCIE_CONN_X1	
Date: Friday, January 28, 2011		Sheet 30 of 40	


+5 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A

+3.3 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A






 PROJECT : R23 Quanta Computer Inc.			
			Size Custom
Date: Friday, January 28, 2011			Sheet 31 of 40


+1.1V Volt +/- 5%
Countinue current:3A
Peak current: 4A
OCp minimum:6A





1.1 Volt +/- 5%
Countinue current:0.2A
Peak current:0.5A






	PROJECT : R23	
	Quanta Computer Inc.	
	Size Custom Document Number +1.05V (RT8238A)	Rev 1A
Date: Friday, January 28, 2011		Sheet 33 of 40








VDDNB Volt
 Countinue current:18A
 Peak current:22.5A
 OCP minimum:27A




SG & Discrete Only







andrew---AMD
recommend to change
to +3V


Seymour-XT	PWRCNTL0	PWRCNTL1	V-CORE
L	0	0	0.9V
M	0	1	1V
H	1	0	1.1V (Default)
TBD	1	1	NA




PROJECT : R23
Quanta Computer Inc.




			PROJECT : R23 Quanta Computer Inc.	
			Size Custom	Document Number Charger (OZ8681)
Date: Friday, January 28, 2011			Sheet 38	of 40



- +VA 38
- +5V 8,11,17,21,22,23,25,28,30
- +VIN 20,31,32,33,34,35,36,37,38
- +3VS5 3,4,6,8,9,10,12,26,29,31,32,33,36,37
- +5VS5 20,26,31,32,33,34,35,36,37
- +VH28 38
- +VAD_1 38
- +3VSUS 28,30
- +12VALW 9,20,37,38
- +BATLW 38
- +1.5VSUS 2,3,4,5,12,13,36,37
- +3VLNVCC 27
- +0.75V_DDR_VTT 12,13,36



 PROJECT : R23 Quanta Computer Inc.		
Size Custom	Date: Friday, January 28, 2011	Sheet 39 of 40

www.s-manuals.com