

# Compal confidential


## Schematics Document Mobile Yonah uFCPGA with Intel Calistoga\_P/GM+ ICH7-M core logic

2005-10-26

REV: 0.3

|   |                    |                 |            |                                 |                             |               |
|---|--------------------|-----------------|------------|---------------------------------|-----------------------------|---------------|
| Security Classification   | Compal Secret Data |                 |            | <b>Compal Electronics, Inc.</b> |                             |               |
| Issued Date   | 2005/05/26         | Deciphered Date | 2006/07/26 | Title                           | <b>Cover Sheet</b>          |               |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Document Number                 | Rev                         |               |
|   |                    |                 |            | LA-2952P                        | 0.3                         |               |
|   |                    |                 |            | Date:                           | Wednesday, October 26, 2005 | Sheet 1 of 46 |

# Caymus



|   |                    |                 |            |                                   |
|---|--------------------|-----------------|------------|-----------------------------------|
| Security Classification   | Compal Secret Data |                 | Title      |                                   |
| Issued Date   | 2005/05/26         | Deciphered Date | 2006/07/26 | Compal Electronics, Inc.          |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Block Diagram                     |
| Document Number   | LA-2952P           | Rev             | 0.3        | Date: Wednesday, October 26, 2005 |
| Sheet 2 of 46   |                    |                 |            |                                   |

## Voltage Rails

| Power Plane | Description   | S0-S1 | S3  | S5  |
|-------------|---|-------|-----|-----|
| VIN         | Adapter power supply (18.5V)                              | N/A   | N/A | N/A |
| B+          | AC or battery power rail for power circuit                | N/A   | N/A | N/A |
| +CPU_CORE   | Core voltage for CPU                                      | ON    | OFF | OFF |
| +VCCP       | 1.05V power rail for Processor I/O and MCH/ICH core power | ON    | OFF | OFF |
| +0.9VS      | 0.9V switched power rail for DDRII Vtt                    | ON    | OFF | OFF |
| +1.5VS      | 1.5V switched power rail for PCI-E interface              | ON    | OFF | OFF |
| +1.8V       | 1.8V power rail for DDRII                                 | ON    | ON  | OFF |
| +1.8VS      | 1.8V switched power rail                                  | ON    | OFF | OFF |
| +2.5VS      | 2.5V switched power rail for MCH video PLL                | ON    | OFF | OFF |
| +3VALW      | 3.3V always on power rail                                 | ON    | ON  | ON* |
| +3VS        | 3.3V switched power rail                                  | ON    | OFF | OFF |
| +5VALW      | 5V always on power rail                                   | ON    | ON  | ON* |
| +5VS        | 5V switched power rail                                    | ON    | OFF | OFF |
| +RTC_VCC    | RTC power   | ON    | ON  | ON  |

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

## Internal PCI Devices

| DEVICE                  | Bus | PCI Device ID | IDSEL # |
|-------------------------|-----|---------------|---------|
| LAN                     | 1   | D8            | AD24    |
| Azalia                  | 0   | D27           | AD11    |
| PCI-E                   | 0   | D28           | AD12    |
| USB1.1/2.0              | 0   | D29           | AD13    |
| PCI to PCI (DMI to PCI) | 0   | D30           | AD14    |
| AC97 MODEM              | 0   | D30           | AD14    |
| AC97 Audio              | 0   | D30           | AD14    |
| PATA/SATA               | 0   | D31           | AD15    |
| LPC I/F                 | 0   | D31           | AD15    |
| SMBUS                   | 0   | D31           | AD15    |
| CPU I/F                 | 0   | D31           | AD15    |
| DMA                     | 0   | D31           | AD15    |
| PMU                     | 0   | D31           | AD15    |


## External PCI Devices

| DEVICE   | PCI Device ID | IDSEL # | REQ/GNT # | PIRQ    |
|----------|---------------|---------|-----------|---------|
| CARD BUS | D6            | AD22    | 2         | C D E G |

## I2C / SMBUS ADDRESSING

| DEVICE                 | HEX | ADDRESS         |
|------------------------|-----|-----------------|
| DDR SO-DIMM 0          | A0  | 1 0 1 0 0 0 0   |
| DDR SO-DIMM 1          | A4  | 1 0 1 0 0 1 0   |
| CLOCK GENERATOR (EXT.) | D2  | 1 1 0 1 0 0 1 0 |

## Symbol Note :



@ : means just reserve , no build

M52@ : means build discrete sku with ATI VGA M52 .

UMA@ : means build UMA sku with Intel 945GM .

SPI@ : means just build when SPI I/F BIOS function reserve.

FWH@ : means just build when FWH I/F BIOS function reserve.

NOXDP@ : means just build when XDP function disable.

XDP@ : means just build when XDP function enable. When this time, docking PCI express will not work.

1021@ : means just build when SMsC KBC1021 chip selected.

LP@ : means just build when Low power clock gen. install




NOLP@ : means just build when Low power clock gen. NO install

45@ : means need be mounted when 45 level assy or rework stage.

| Security Classification   | Compal Secret Data |                 |            | Compal Electronics, Inc.    |               |
|---|--------------------|-----------------|------------|-----------------------------|---------------|
| Issued Date   | 2005/05/26         | Deciphered Date | 2006/07/26 | Title                       |               |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Document Number             | Rev           |
|   |                    |                 |            | LA-2952P                    | 0.3           |
| Date:   |                    |                 |            | Wednesday, October 26, 2005 | Sheet 3 of 46 |








|   |                    |                 |            |                          |         |
|---|--------------------|-----------------|------------|--------------------------|---------|
| Security Classification   | Compal Secret Data |                 |            | Title                    |         |
| Issued Date   | 2005/05/26         | Deciphered Date | 2006/07/26 | Compal Electronics, Inc. |         |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Document Number          | Rev     |
|   |                    |                 |            | LA-2952P                 | 0.3     |
| Date: Wednesday, October 26, 2005   |                    |                 |            | Sheet                    | 6 of 46 |







|  |                    |                 |            |   |
|--|--------------------|-----------------|------------|---|
| Security Classification  | Compal Secret Data |                 | Title      |   |
| Issued Date  | 2005/05/26         | Deciphered Date | 2006/07/26 | Compal Electronics, Inc.  |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Document Number<br><b>LA-2952P</b><br>Date: Wednesday, October 26, 2005 Sheet 8 of 46 |


**Calistoga (2/6)**

Rev 0.3






### CRT Termination/EMI Filter



### TV-Out Termination/EMI Filter







| Security Classification   |            | Compal Secret Data |            | Title                    |         |
|---|------------|--------------------|------------|--------------------------|---------|
| Issued Date   | 2005/05/26 | Deciphered Date    | 2006/07/26 | Compal Electronics, Inc. |         |
|   |            |                    |            | Calistoga (3/6)          |         |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev     |
|   |            |                    |            | LA-2952P                 | 0.3     |
| Date: Wednesday, October 26, 2005   |            |                    |            | Sheet                    | 9 of 46 |



# Strap Pin Table

CFG[3:17] have internal pull up  
CFG[19:18] have internal pull down



|                             |   |
|-----------------------------|---|
| CFG[2:0]                    | 011 = 667MT/s FSB<br>001 = 533MT/s FSB  |
| CFG5                        | 0 = DMI x 2<br>1 = DMI x 4 *(Default)   |
| CFG7                        | 0 = Reserved<br>1 = Mobile Yonah CPU *(Default)   |
| CFG9                        | 0 = Lane Reversal Enable *(Default)<br>1 = Normal Operation *(Default)  |
| CFG11                       | 0 = Calistoga *(Default)<br>*(According to Intel Naja Schematic Checklist & CRB Rev1.301 document 2.2Kohm pull-down resistor request)<br>1 = Reserved |
| CFG[13:12]                  | 00 = Reserved<br>01 = XOR Mode Enabled<br>10 = All Z Mode Enabled<br>11 = Normal Operation *(Default)   |
| CFG16                       | 0 = Dynamic ODT Disabled<br>1 = Dynamic ODT Enabled *(Default)  |
| CFG18                       | 0 = 1.05V *(Default)<br>1 = 1.5V  |
| CFG19                       | 0 = Normal Operation *(Default)<br>1 = DMI Lane Reversal Enable   |
| SDVO_CTRLDATA               | 0 = No SDVO Device Present *(Default)<br>1 = SDVO Device Present  |
| CFG20<br>(PCIE/SDVO select) | 0 = Only PCIE or SDVO is operational. *(Default)<br>1 = PCIE/SDVO are operating simu.   |



| Security Classification | Compal Secret Data |                 |
|-------------------------|--------------------|-----------------|
| Issued Date             | 2005/05/26         | Deciphered Date |
|                         |                    | 2006/07/26      |

|        |                             |                                 |          |
|--------|-----------------------------|---------------------------------|----------|
| Title  |                             | <b>Compal Electronics, Inc.</b> |          |
|        |                             | <b>Calistoga (5/6)</b>          |          |
| Doc No | Document Number             | Rev                             | 0.3      |
|        | LA-2952P                    |                                 |          |
| Date:  | Wednesday, October 26, 2005 | Sheet                           | 11 of 46 |

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




|   |                    |                 |            |                                 |                |
|---|--------------------|-----------------|------------|---------------------------------|----------------|
| Security Classification   | Compal Secret Data |                 | Title      | <b>Compal Electronics, Inc.</b> |                |
| Issued Date   | 2005/05/26         | Deciphered Date | 2006/07/26 | Calistoga (6/6)                 |                |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 | Rev        | Document Number                 | Rev            |
|   |                    |                 |            | LA-2952P                        | 0.3            |
|   |                    |                 | Date:      | Wednesday, October 26, 2005     | Sheet 12 of 46 |





- <8> DDR\_B\_DQS#[0..7]
- <8> DDR\_B\_D[0..63]
- <8> DDR\_B\_DM[0..7]
- <8> DDR\_B\_DQS[0..7]
- <8> DDR\_B\_MA[0..13]


**Layout Note:**  
Place near JP34



**Layout Note:**  
Place one cap close to every 2 pullup resistors terminated to +0.9V



**Layout Note:**  
Place this resistor closely JP10, all trace length Max=1.5"




| Security Classification   |            |                 |  | Compal Secret Data |                             | Title |          |
|---|------------|-----------------|--|--------------------|-----------------------------|-------|----------|
| Issued Date   | 2005/05/26 | Deciphered Date |  | 2006/07/26         | Compal Electronics, Inc.    |       |          |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                 |  | Doc No             | LA-2952P                    | Rev   | 0.3      |
|   |            |                 |  | Date:              | Wednesday, October 26, 2005 | Sheet | 14 of 46 |

| FSLC    | FSLB    | FSLA    | CPU | SRC | PCI  |
|---------|---------|---------|-----|-----|------|
| CLKSEL2 | CLKSEL1 | CLKSEL0 | MHz | MHz | MHz  |
| 0       | 0       | 1       | 133 | 100 | 33.3 |
| 0       | 1       | 1       | 166 | 100 | 33.3 |




Table : ICS954306

**FSB Frequency Set:**

| CPU Driven | Stuff    | CLK_Ra | CLK_Rb | CLK_Rc |
|------------|----------|--------|--------|--------|
|            | No Stuff | CLK_Rd | CLK_Re | CLK_Rf |
| 533MHz     | Stuff    | CLK_Rd | CLK_Re | CLK_Rf |
|            | No Stuff | CLK_Ra | CLK_Rb | CLK_Rc |
| 667MHz     | Stuff    | CLK_Rd | CLK_Re |        |
|            | No Stuff | CLK_Ra | CLK_Rb | CLK_Rc |



**NOXDP@ :** means just build when XDP function disable.  
**XDP@ :** means just build when XDP function enable.  
 When this time, docking PCI express will not work.




|      |   |   |                                |
|------|---|---|--------------------------------|
| C353 | 2 | 1 | CLK 48M ICH                    |
| C356 | 2 | 1 | 5P_0402_50V8C @ 5P_0402_50V8C  |
| C357 | 2 | 1 | CLK 14M ICH                    |
| C372 | 2 | 1 | 5P_0402_50V8C @ 5P_0402_50V8C  |
| C373 | 2 | 1 | CLK 14M KBC                    |
| C374 | 2 | 1 | 5P_0402_50V8C @ 5P_0402_50V8C  |
| C375 | 2 | 1 | CLK PCI EC                     |
| C376 | 2 | 1 | 5P_0402_50V8C @ 5P_0402_50V8C  |
| C378 | 2 | 1 | CLK PCI TCG                    |
| C379 | 2 | 1 | 5P_0402_50V8C @ 5P_0402_50V8C  |
| C380 | 2 | 1 | CLK DEBUG_PORT @ 5P_0402_50V8C |

Place close to U25

Place crystal within 500 mils of CK410


Routing the trace at least 10mil

# CRT Connector




Place close to docking connector

# TV-Out Connector






Place close to JP1








|   |                    |                 |            |                                  |                             |
|---|--------------------|-----------------|------------|----------------------------------|-----------------------------|
| Security Classification   | Compal Secret Data |                 | Title      | <b>Compal Electronics, Inc.</b>  |                             |
| Issued Date   | 2005/05/26         | Deciphered Date | 2006/07/26 | <b>CRT &amp; TVout Connector</b> |                             |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            |                                  |                             |
| Doc No  | LA-2952P           | Rev             | 0.3        | Date:                            | Wednesday, October 26, 2005 |
| Sheet   | 16                 | of              | 46         |                                  |                             |



# LVDS CONN




|   |                             |                 |            |                 |                                 |     |
|---|-----------------------------|-----------------|------------|-----------------|---------------------------------|-----|
| Security Classification   | Compal Secret Data          |                 |            | Title           | <b>Compal Electronics, Inc.</b> |     |
| Issued Date   | 2005/05/26                  | Deciphered Date | 2006/07/26 | LCD CONN.       |                                 |     |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                             |                 |            | Document Number | Rev                             | 0.3 |
| Date:   | Wednesday, October 26, 2005 | Sheet           | 17         | of              | 46                              |     |




**Boot BIOS destination**


|           |       |      |
|-----------|-------|------|
|           | SPI@  | LPC@ |
| BIOS_SEL1 | Short | Open |

**ALS\_EN#**





**R213, R233 change from 2.2Kohm to 10Kohm when Q23, Q24, R206, R204 stuffed.**




**R1015 need be removed when ICH7M ES2 samples used, but need be stuffed when ICH7M ES1 samples used.**


**R1292/R1293 should be placed less than 100 mils from U26.**

**R1284, R1285 and R1286 should be placed close to U26.**

| Security Classification   | Compal Secret Data |                 | Title      |  |
|---|--------------------|-----------------|------------|--|
| Issued Date   | 2005/05/26         | Deciphered Date | 2006/07/26 | <b>Compal Electronics, Inc.</b>                  |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Document Number<br><b>LA-2952P</b>               |
|   |                    |                 |            | Rev<br>0.3                                       |
|   |                    |                 |            | Date: Wednesday, October 26, 2005 Sheet 20 of 46 |



| Security Classification   |                             | Compal Secret Data |            | Title                    |     |
|---|-----------------------------|--------------------|------------|--------------------------|-----|
| Issued Date   | 2005/05/26                  | Deciphered Date    | 2006/07/26 | Compal Electronics, Inc. |     |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                             |                    |            | Doc No                   | Rev |
|   |                             |                    |            | LA-2952P                 | 0.3 |
| Date:   | Wednesday, October 26, 2005 | Sheet              | 21         | of                       | 46  |



Layout Notice : Place as close chip as possible.

Must having maximized copper under pin 2 & 4 of Q13

Place close U6 pin M13

Place close U6 pin N13

Layout Notice : No high speed signal should be routed near RDAC or on adjacent layer to RDAC




CKT Notice : CABLE\_IN, CABLE\_DETECT=0  
CABLE\_OUT, CABLE\_DETECT=1

Need 512K


|   |                    |                 |            |                                 |                             |
|---|--------------------|-----------------|------------|---------------------------------|-----------------------------|
| Security Classification   | Compal Secret Data |                 | Title      | <b>Compal Electronics, Inc.</b> |                             |
| Issued Date   | 2005/05/26         | Deciphered Date | 2006/07/26 | BCM5751M                        |                             |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            |                                 |                             |
| Rev   | 0.3                | Document Number | LA-2952P   | Date:                           | Wednesday, October 26, 2005 |
| Sheet   | 22                 | of              | 46         |                                 |                             |

# RJ-45 CONN.





Layout Notice : 1.2V filter. Place as close chip as possible.



Layout Notice : Filter place as close chip as possible.



Layout Notice : Place termination as close as possible BCM5751M as possible



|   |                    |                 |            |                          |
|---|--------------------|-----------------|------------|--------------------------|
| Security Classification   | Compal Secret Data |                 | Title      |                          |
| Issued Date   | 2005/05/26         | Deciphered Date | 2006/07/26 | Compal Electronics, Inc. |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Magnetic & RJ45/RJ11     |
| Date: Wednesday, October 26, 2005   Sheet 23 of 46  |                    |                 |            | Rev 0.3<br>LA-2952P      |












### Left side USB CONNECTOR 0




### Left side USB CONNECTOR 1




### Right side USB CONNECTOR 0




### SMART Card connector



### BT Connector




|   |                             |                 |            |                                 |     |
|---|-----------------------------|-----------------|------------|---------------------------------|-----|
| Security Classification   | Compal Secret Data          |                 | Title      | <b>Compal Electronics, Inc.</b> |     |
| Issued Date   | 2005/05/26                  | Deciphered Date | 2006/07/26 | <b>USB &amp; BT Connector</b>   |     |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                             |                 |            |                                 |     |
| Rev   | 1                           | Document Number | LA-2952P   | Rev                             | 0.3 |
| Date:   | Wednesday, October 26, 2005 | Sheet           | 27         | of                              | 46  |



|   |                    |                 |            |                     |          |
|---|--------------------|-----------------|------------|---------------------|----------|
| Security Classification   | Compal Secret Data |                 |            | Title               |          |
| Issued Date   | 2005/05/26         | Deciphered Date | 2006/07/26 | SUPER I/O LPC47N217 |          |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Doc No              | Rev      |
|   |                    |                 |            | LA-2952P            | 0.3      |
| Date: Wednesday, October 26, 2005   |                    |                 |            | Sheet               | 28 of 46 |






|      |       |
|------|-------|
| 250@ | 1021@ |
| R127 | R129  |
| R128 | R131  |
| R977 | R78   |
| R62  |       |

| Security Classification   | Compal Secret Data |                 |
|---|--------------------|-----------------|
| Issued Date   | 2005/05/26         | Deciphered Date |
|   |                    | 2006/07/26      |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |

| Title                    |                             |                |
|--------------------------|-----------------------------|----------------|
| Compal Electronics, Inc. |                             |                |
| LPC47N1021               |                             |                |
| Rev                      | Document Number             | Rev            |
|                          | LA-2952P                    | 0.3            |
| Date:                    | Wednesday, October 26, 2005 | Sheet 30 of 46 |

- For normal operation:  
Un-install R29,R65
- For KBC internal ROM flash:  
Install R29,R65


# SWITCH BOARD.




WL, Vol up, Vol down, Mute, Present button

On/off , information button


# INT\_KBD CONN.




# MDC 1.5 Conn.




Connector for MDC Rev1.5



# Power button












# TrackPoint CONN. T/P BOARD.



|   |                    |                             |                          |                           |
|---|--------------------|-----------------------------|--------------------------|---------------------------|
| Security Classification   | Compal Secret Data |                             | Compal Electronics, Inc. |                           |
| Issued Date   | 2005/05/26         | Deciphered Date             | 2006/07/26               | Title                     |
|   |                    |                             |                          | <b>MDC/KBD/ON OFF/LID</b> |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                             |                          | Document Number           |
|   |                    |                             |                          | <b>LA-2952P</b>           |
|   |                    |                             |                          | Rev 0.3                   |
| Date  |                    | Wednesday, October 26, 2005 |                          | Sheet 31 of 46            |

# DOCK CONN. 184PIN






| Security Classification   | Compal Secret Data |                 | Title   |
|---|--------------------|-----------------|---|
| Issued Date   | 2005/05/26         | Deciphered Date | 2006/07/26  |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 | Document Number<br><b>LA-2952P</b><br>Rev 0.3<br>Date: Wednesday, October 26, 2005 Sheet 32 of 46 |




### +1.8V to +1.8VS Transfer



VRAM




### +5VALW to +5VS Transfer





### +3VALW to +3VS Transfer




### Discharge circuit






|   |                    |                 |            |                 |          |
|---|--------------------|-----------------|------------|-----------------|----------|
| Security Classification   | Compal Secret Data |                 |            | Title           |          |
| Issued Date   | 2005/05/26         | Deciphered Date | 2006/07/26 | DC/DC Circuits  |          |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Document Number | Rev      |
|   |                    |                 |            | LA-2952P        | 0.3      |
| Date: Wednesday, October 26, 2005   |                    |                 |            | Sheet           | 33 of 46 |





|   |                    |                 |                          |                             |
|---|--------------------|-----------------|--------------------------|-----------------------------|
| Security Classification   | Compal Secret Data |                 | Compal Electronics, Inc. |                             |
| Issued Date   | 2005/05/26         | Deciphered Date | 2006/07/26               | Title                       |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |                          | Document Number             |
|   |                    |                 |                          | LA-2952P                    |
|   |                    |                 |                          | Rev                         |
|   |                    |                 |                          | 0.3                         |
|   |                    |                 |                          | Date                        |
|   |                    |                 |                          | Wednesday, October 26, 2005 |
|   |                    |                 |                          | Sheet                       |
|   |                    |                 |                          | 34                          |
|   |                    |                 |                          | of                          |
|   |                    |                 |                          | 46                          |



|                            |                             |                |
|----------------------------|-----------------------------|----------------|
| Title                      |                             |                |
| <b>POWER BLOCK DIAGRAM</b> |                             |                |
| Size                       | Document Number             | Rev            |
| Date:                      | Wednesday, October 26, 2005 | Sheet 35 of 46 |



|   |                             |                    |            |  |     |
|---|-----------------------------|--------------------|------------|--|-----|
| Security Classification   |                             | Compal Secret Data |            | <b>Compal Electronics, Inc.</b><br><b>BATTERY CONN</b> |     |
| Issued Date   | 2005/03/10                  | Deciphered Date    | 2006/03/10 |  |     |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                             |                    |            | Title<br>Document Number<br><b>LA-2821</b>             | Rev |
| Date:   | Wednesday, October 26, 2005 | Sheet              | 36         | of   | 46  |



CV=12.6V(6 CELLS LI-ION)  
 16.8V(8 CELL LI-ION)  
 CC=3A


I<sub>charger</sub>=3A  
 CELLSEL# =0,V<sub>charger</sub>= 12.6V  
 CELLSEL# =1,V<sub>charger</sub>= 16.8V

AC detector  
 High 11.689V  
 Low 9.879V

Airline detector  
 High 17.521V  
 Low 16.871V

|   |                    |                 |
|---|--------------------|-----------------|
| Security Classification   | Compal Secret Data |                 |
| Issued Date   | 2005/03/10         | Deciphered Date |
|   |                    | 2006/03/10      |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |

|                                 |                             |
|---------------------------------|-----------------------------|
| <b>Compal Electronics, Inc.</b> |                             |
| <b>Charger</b>                  |                             |
| Title                           | Rev                         |
| Document Number                 | LA-2821                     |
| Date                            | Wednesday, October 26, 2005 |
| Sheet                           | 37 of 46                    |




Security Classification: Compal Secret Data  
 Issued Date: 2005/03/10  
 Deciphered Date: 2006/03/10


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

|                 |                             |                                 |          |
|-----------------|-----------------------------|---------------------------------|----------|
| Title           |                             | <b>Compal Electronics, Inc.</b> |          |
| Document Number |                             | <b>Battery selector</b>         |          |
| Customer        | LA-2821                     | Rev                             |          |
| Date:           | Wednesday, October 26, 2005 | Sheet                           | 38 of 46 |

2005.8.26





|   |                    |                 |                |  |
|---|--------------------|-----------------|----------------|--|
| Security Classification   | Compal Secret Data |                 |                | Title  |
| Issued Date   | 2005/03/01         | Deciphered Date | 2006/03/01     | 3.3V / 5V  |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |                | Document Number<br><b>LA-2541</b><br>Date: Wednesday, October 26, 2005 |
|   |                    |                 | Sheet 39 of 46 | Rev 0.3  |



<20,22,24,25,26,30,32,33,41> SLP\_S3#


**1.5VSP/+1.05V\_VCCP/+2.5VALWP**




<20,22,24,25,26,30,32,33,41> SLP\_S3#

|   |                    |                 |   |
|---|--------------------|-----------------|---|
| Security Classification   | Compal Secret Data |                 | Title<br><b>2.5VALW/1.5VS/1.05VCCP</b>  |
| Issued Date   | 2005/03/10         | Deciphered Date |   |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 | Document Number<br><b>LA-2821</b><br>Date: Wednesday, October 26, 2005   Sheet 40 of 46 |





|   |                             |                 |            |  |             |       |
|---|-----------------------------|-----------------|------------|--|-------------|-------|
| Security Classification   | Compal Secret Data          |                 |            | <b>Compal Electronics, Inc.</b><br><b>1.8V/0.9VS</b> |             |       |
| Issued Date   | 2005/03/10                  | Deciphered Date | 2006/03/10 |  |             | Title |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                             |                 |            |  | Part Number | Rev   |
|   |                             |                 |            |  | LA-2821     |       |
| Date:   | Wednesday, October 26, 2005 | Sheet           | 41         | of   | 46          |       |



|   |                             |                 |                          |                 |
|---|-----------------------------|-----------------|--------------------------|-----------------|
| Security Classification   | Compal Secret Data          |                 | Compal Electronics, Inc. |                 |
| Issued Date   | 2005/03/10                  | Deciphered Date | 2006/03/10               | Title           |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                             |                 |                          | Document Number |
|   |                             |                 |                          | LA-2821         |
|   |                             |                 |                          | Rev             |
|   |                             |                 |                          | 1               |
| Date:   | Wednesday, October 26, 2005 | Sheet           | 42                       | of 46           |



06/01/2005 schematics review start :

06/02/2005

Page38 : Add R58,R59,R60 ,those are removed from daughter board  
 Page39 : JP18 pin3 change from ground to BT\_LED  
 Page37 : Remove JP16 & change debug port interface to JP44  
 Page27 : ICH7M pin R7 change to +3VS  
 Page32 : JP44 PLT\_RST# change to PLT\_RST\_B# to reduce the loading  
 Page33 : Update audio amp to MAX9710

06/03/2005

Page10 : Add R260 to reduce one 330U cap C666  
 Page25 : 1. R27 change to +3VS  
 2..Add R1035 for H\_DPSLP#  
 Page26 : 1.Add T80 for GPIO25  
 2. GPIO21 change net name to VGARST#  
 3. Add T88 for GPIO23  
 4. Add T89 for GPIO26  
 5. GPIO30 change net name to USB\_OC#6  
 6. GPIO31 change net name to USB\_OC#7  
 7. Add R1036/7 for RESET option  
 8. Remove the connection of USB\_OC#3/4/5  
 Page24 : Add ALS\_EN on JP35 pin24 for light sensor  
 Page32 : 1.JP13 change to 90 pins connector  
 2.Add U72 for ESD protection

06/04/2005

Page10 : A. U71 change to U43D (the fourth gate in U43)  
 B. Add +3VS\_TVBG R/C filters & voltage follower D12,D21,R127,R520  
 Page34 : audio change-- add R1419 ,R431,R434,R435 for BIASA/B/C  
 Page35 : Add JP3 for Smart card FFC connector  
 Page18 : 1.R1365 CHANGE TO 2K\_0402\_1%  
 2. R1366 change to 562\_0402\_1%  
 3. R1367 change to 1.47K\_0402\_1%  
 Page31 : JP4 update to RJ45 connector  
 Page15 :Add the connection for UMA VGA clock , & SRC0/2 SWAP  
 1.Add R1148/R1149 , R1129/R1132 , R1118/R1121  
 2.Add R1242/R1248,R1253/R1272  
 Page09 : Change 0 ohm resistors before filters ,  
 and delete the other group of filtes at page 19  
 Page16 : add R671-R678 ,R530,R531 for DVI  
 Page19 : Swap I2C bus for LVDS/Thermal sensor

06/07/2005

Page47 : PQ34 pin5/6/7 change netname to LX\_5V  
 Page38 : Pin96: INVPWM rename to OUT9 & add T90  
 Page36 : Delete R500 & rename to EXPCRD\_RST#  
 Page35 : Add JP3 for Smart card FFC connector

06/08/2005

Page7 : Delete PD resistor R1340-R1343.  
 Page17 : Update JP35 LVDS connector  
 Page26 : A. GPIO28 ==Delete R1321 & A\_SD , change to VGA\_RST#  
 B. GPIO21 ==Change to MB\_PWR  
 C. GPIO19 ==Change to PD

06/09/2005

Page17 : Delete Q56 ,R510 ,Caymus support 3V PWM  
 Page25 : Update Q92 to AOS4407  
 Page26 : Delete R252  
 Page37 : Add PD RP42,R273  
 Delete Cardbus 6612 circuit & move to daughter board LS-2953

06/10/2005

Page17 : Add R458,R459 for ch\_data,ch\_clk  
 Page33 : Add C367 0.1U for +SC\_PWR

Page28: 1.Delete R15 ,due to Internal PD  
 2.Delete R69 ,due to Internal PD  
 3. Add U70,U71,R69,R92 R1297 for serial falsh support.

Page19 : Add T8/T9 for GPIO10/14  
 Page23 : Change L1,L2,L63,L6,L7,L9,L11-16,L65,L66 to FB  
 Page30 : Disconnect the I2C bus / WL\_LED#/WP\_LED# on JP46

Page10 : 1. Add R504/R505 for VCC\_SYNC  
 2. Add R490/R491 for VCCTX\_LVDS  
 3. Add R494 for VCCA\_CRTDAC  
 4. Add R492/R493 for VCCA\_LVDS  
 5. Add R495 for +3VS\_TVBG  
 6. Add R500 for +3VS\_TVDACA  
 7. Add R502 for +1,5VS\_TVDAC  
 7. Add R499 for +3VS\_TVDACB  
 8. Add R496 for +3VS\_TVDACC  
 Page09 : 1.Add R460,R461, R550,R552,R553 for CRT discrete/uma option  
 2. Add R462,R463,R464 for TV discrete/uma option

06/13/2005

Page23 : Add R6 R15,R106,R128,R129 GPIO PD

06/14/2005

Page21 : Change L1,L2,L63 to FB  
 Page16 : 1. Add C174,C150,C142,C371,C358 for DVI  
 2. R103 change to 1%  
 Page35 : U69 pin7 change to PD

06/15/2005

Page04 : R1265 change to 51\_0402\_5% & install  
 Page07 : Install R1344  
 Page28 : Delete U70 ,reserve U71 for 200 mil  
 Page35 : Delete U61 , resevre U66 for 200 mil  
 Page29 : Update U7 symbol pinB7/B8/C8

06/16/2005

Page36 : Delete R32 ,double PU  
 Page41 : Delete R180,Q49 ,the same function for +1.8VS  
 Page10 : Delete C982 for Lead-free  
 Page20 : Add C570 for Lead free  
 Page32 : 1,Delete Q28 .  
 2. D49,D50 change to U73  
 3. Add C577,C581 for Lead free  
 Page33 : Add R163,R164,R165 for USB power switch PU  
 Page26 : Separate PCIE\_WAKE# to NIC/Mini-card PCIE\_WAKE# to avoid battery mode can't enter S3 issue  
 Page23 : Delete L65,C270,C269,C271 for M52-T  
 Page18-23 : ATI VGA controller change to M52T

06/22/2005

Page09 : Add R554 , R555 for CRT disable  
 Page10 : 1. Add R508,R510 for VCCD\_LVDS1/1/2  
 2. R504,R505 chnagne for +2.5VS\_GMCH,&delete R490,R491,R492,R493  
 Page30 : Delete JP48,49 & change screw holes

06/23/2005

Page16 : Change SDVOB\_INT+/- net name to PEG\_RXP1/N1  
 Page10 : 1.R505 / R510 for M52 , R504 / R508 for UMA  
 2. R499,R500,R496 connect to +1.5VS for diable CRT  
 Page36: Delete R49 & CB\_CLK  
 Page25: JP42 change to wire to board connector  
 Page19: 1.Add CRT,TV filters for M52T  
 2. Add DVI BOM option 0 ohm  
 Page16 : Move 0 ohm to TV-out connector for TV  
 Page38 : Move 0 ohm to docking connector for CRT

Page19 : Add LVDS L-shape BOM option resistors  
 Page10 : Enable TV/ CRT when using 945PM  
 Page9 : Enable TV/ CRT when using 945PM

06/25/2005

Page33 : Delete U58, R165,C568,C1,C312,C311 FOR LAYOUT SPACE

06/27/2005

Change All 2N7002\_SOT23 to RHU002N06\_SOT323 to save layout space

06/28/2005

Page40 : Change Q10,Q11,Q15,Q26 from SOT23 to SOT323  
 to save layout space  
 Page37 : 1 . Update JP20 to 6 pin connector  
 2. Update JP20 & JP18 pin assignments to follow Taos

06/30/2005

Page28 : Y1 update to smaller package 6x3.5  
 Page25 : Y4 update to smaller package 14M-J  
 Page15 : Y3 update to smaller package 6x3.5

07/01/2005

Page23 : Add HW strpping pin on DVPDATA20,21,22,23 for VRAM ID0,1,2,3  
 Page33 : U57 change to 2A current limit power switch G548

07/04/2005

Page17 : Add R131 for inverter PWM when ATI PWM issue  
 Page19 : 1. Add R49 , R189 for 1.2V voltage divider  
 2. Add Q12 for M52\_therm# & change to GPIO14  
 Page32 : The limitation for 5 pin audio jack can't switch  
 headphone/docking line-out ,so add R1420,R1421,C526,R252  
 Delete R256,R255,C536.

Page39 : Delete C984-C988

Page33 : Delete C527

Page10 : Delete C823 reserved pad

Page25 : Add JP5 slim type ODD connector

07/12/2005

Page25 : Add C629,C630,C631 for SATA connector  
 Page33 : Swap JP3 samrt card pin assignment for FFC

07/14/2005

Page25 : Add R133 100 ohm to avoid RTC short  
 Page15 : 1. clock gen. pin 5 change to connect to +ck\_vdd\_dp  
 2. C731,C732,C733 change from 0.1u to 0.01u  
 3. C361,C364 change from 33p to 27p

07/19/2005

Page39 : Add C91,C93,C181 for low speed signal

07/20/2005

Page30 : Add R1422 pad for XMIT\_OFF

|   |                    |                 |            |                          |                             |                |
|---|--------------------|-----------------|------------|--------------------------|-----------------------------|----------------|
| Security Classification   | Compal Secret Data |                 |            | Title                    |                             |                |
| Issued Date   | 2005/05/26         | Deciphered Date | 2006/07/26 | Compal Electronics, Inc. |                             |                |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Document Number          | Rev                         |                |
|   |                    |                 |            | H/W2 EE Dept. PIR SHEET  |                             |                |
|   |                    |                 |            | LA-2952P                 |                             |                |
|   |                    |                 |            | 0.3                      |                             |                |
|   |                    |                 |            | Date:                    | Wednesday, October 26, 2005 | Sheet 44 of 46 |

**For DB2 Modification**

08/11/2005

Page31/32 : Update Audio portion for jack sensing  
 Page35 : Delete LED circuit & connect to LS-2953 directly  
 Page11 : Change R1154 to NI  
 Page30 : Add C554 for UIM power  
 Page25 : Delete JP37 MB2 connector  
 Page19 : Change C611 to NI ,R662 to 0 ohm for clcok spectrum  
 Page15 : Add R1136 PD for clk\_pcie\_m52 ,R1084 change to NI  
 Page24 : R1388 change to Install  
 Page26 : R1364 change to NI  
 Page36 : R1354 change to NI

08/15/2005

Page30 : R1418 , R1360 change to NI

08/19/2005

Page35 : Delete FWH , SPI change to +3VALW  
 Page36 :Delete R538  
 Page10 : Delete L39  
 Page25 : Add D15, D16 , R90 , R88 for HDD LED

08/20/2005

Page30 : Change +3VL / Caps\_LED# to Pin45/51  
 Page38 : Delete R551 ,R548,R549,R541  
 Page25 : Add D15,D16,R88,R90 for HDD\_LED  
 Page30 : Add SW1 C986, R521 , D65,D66 for SIM power off

08/24/2005

Page15 : Add C353-C372 for clk cap

08/25/2005

Page31/32 : Add JP16 for audio cable  
 Page30 : Internal MIC signal change to JP13

08/26/2005

Page32 : Add R427,R429,C492 for J\_MIC\_REF

08/29/2005

Page32 : Add 1423,R1424 for MIC\_REF , & MIC\_SENSE connection  
 Page23 : R154 change to NI  
 Page29 : Add C333 for NIC

08/30/2005

Page15 : Add C373 for clk\_debug\_port

Page23 : Add R173 for Therm\_SCI#  
 Page36 : R538 change to NI  
 Page21 : Add C140, C172 , C141 , L17 for VDDPLL

08/31/2005

Page32 : Delete R1419, R1420  
 Page19 : R189 change to 56\_0402\_1%

10/04/2005

Page26 : R251.2/C526.1 connect to DLINE\_OUT\_L  
 Page32 : PR255.1 connect to pin 29 of the docking connector.  
 (ACOCP\_EN#)  
 Page29 : Add discharge circuit for BT\_LED and WL\_LED(R504,R505)  
 (this issue occurs when there is no WLAN card)  
 Page20 : Delete R1323 (EAPD to ICH7)  
 Page22 : Add Q40,R1419, reserve R1420  
 Page24 : Add R996,reserve R519,Q41,Q42  
 Page29 : Install R1409, Make R1380 NI ; reserve R101  
 Page30 : Reserve R91,R102  
 Page27 : Change R454 to 47K , add C556  
 Page25 : Install R136  
 Page15 :Delete R1071,R1073,R1076,R1082,R1094,R1096,R1258,R1260  
 R1112,R1116,R1250,R1252,R1124,R1127,R1134,R1137,R1238  
 R1239,R1242,R1248,R1253,R1272(NOLP@)

10/04/2005

Page32 : Reserve C555

10/06/2005

Page24: NI D64 ,install R1355  
 Page07: NI R1202,R1203  
 Page22: NI R1397,U36 ; Install Q94 ; Add R1076  
 Page29:Reserve U61  
 Page24:Add R1364 ; Reserve R1363  
 Page30:Install R91  
 Page24:Add R1366 ; Reserve R1365

10/07/2005

Page24: Add R1071,R1073  
 Page07: NI R1209  
 Page22: Install R275,R289 ; NI R1396,R1398  
 Page20: Install R1384,R1395 ; Reserve R1385,R1427  
 Del Q71,R1345

Page20: Add R1040,R871 ; Reserve Q106 ; Del R1404

Page22 : Add R1091,R1082,R1088,R1085,Q105,R1023,  
 R1024,D63,C1042,U55,R1021,R1076 ;  
 Reserve Q103,Q104,R1090,  
 Del R601.

Page15 : Del R1084,R1136

10/08/2005

Page28 :Install Q103 ; NI R1091

10/13/2005

Page33 :Delete J33  
 Page18 :Delete BIOS\_SEL jump

10/26/2005

Page26 :NI C526  
 Page32 :Add R1404,R1428,R1429,R1430,R1431,R1432,  
 R609,R608,R611,R610,R613,R612,R616,R615  
 Page31 :Install CPl-CP6

|   |            |                    |            |                          |          |
|---|------------|--------------------|------------|--------------------------|----------|
| Security Classification   |            | Compal Secret Data |            | Title                    |          |
| Issued Date   | 2005/05/26 | Deciphered Date    | 2006/07/26 | Compal Electronics, Inc. |          |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev      |
|   |            |                    |            | LA-2952P                 | 0.3      |
| Date: Wednesday, October 26, 2005   |            |                    |            | Sheet                    | 45 of 46 |

# Version Change List (P. I. R. List) for Power Circuit

| Item | Page#    | Title | Date            | Request Owner | Issue Description                         | Solution Description  | Rev. |
|------|----------|-------|-----------------|---------------|---|---|------|
| 1    | 42,44,50 |       | 8/26/2005 (DB)  | HP            | To implement 4 cell main battery          | Add PR2,PR259,PR261(1M ohm),<br>Add PQ73,PQ74,PQ75,PQ76(RHU002N06_SOT323)<br>Add PR260(39.2k)   | DB   |
| 2    | 48       |       | 8/30/2005 (DB)  | HP            | To fix VDD_CORE in 1V(Only for Discrete). | Remove PQ49,PQ66  | DB   |
| 3    | 50       |       | 10/18/2005 (SI) | HP            | Changes for OCP circuit                   | Add PC147 3900pF capacitor across PR214<br>Change PR207 from 0 Ohm to 3.9K_5%<br>Change PC131 from 0.22uF to 0.027uF<br>Change PR203 from 649K to 604K_1%<br>Change PR221 from 47K to 10K_5%<br>Add a newPR265 47K_5% resistor in series with PR216-2<br>Add a new PC146 1uF X7R capacitor from PR216-2 to GND<br>Change PC133 from 10uF to 0.1uF X7R<br>Change PR228 from 10K to 21K_1%<br>Change PR234 from 11.5K to 3.48K_1%<br>Change PR232 from 3.3K to 21K_1% | SI   |
| 4    | 43       |       | 10/18/2005 (SI) | HP            | sets Max charge current to 3.75A          | Change PR29 from 100K to 143K_1%  | SI   |

|  |                    |                 |            |                 |                             |                |
|--|--------------------|-----------------|------------|-----------------|-----------------------------|----------------|
| Security Classification  | Compal Secret Data |                 |            | Title           | PWR PIR Sheet (1)           |                |
| Issued Date  | 2005/03/01         | Deciphered Date | 2006/03/01 | Document Number | LA-2541                     | Rev. 0.3       |
| <small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small> |                    |                 |            | Date:           | Wednesday, October 26, 2005 | Sheet 46 of 46 |