


13"/15" Y61 Intel Cresnet Bay ULT Platform Block Diagram


PCB 6L STACK UP

LAYER 1 : TOP
 LAYER 2 : SGND
 LAYER 3 : IN1(High)
 LAYER 4 : IN2(Low)
 LAYER 5 : SVCC
 LAYER 6 : BOT



https://t.me/schematics_laptop
<https://t.me/biosarchive>


https://t.me/schematics_laptop
<https://t.me/biosarchive>




eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms



eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms




Processor pull-up (CPU)




<https://t.me/schematics-laptop>
<https://t.me/biosarchive>

	PROJECT :Y61 Quanta Computer Inc.		
	Size Custom	Document Number ULT 1/9(eDP/DDI)	Rev 1A
	Date: Monday, April 21, 2014	Sheet 2 of	32

Haswell ULT Processor (DDR3L)




U22C



*HSW_ULT_DDR3L

20mils width


U22D




<https://t.me/schematics-laptop>
<https://t.me/biosarchive>

PROJECT :Y61
Quanta Computer Inc.

Size	Document Number	Rev
Custom	ULT 2/9 (DDR3 I/F)	1A
Date: Monday, April 21, 2014	Sheet	3 of 32



<https://t.me/schematicsdesktop>
<https://t.me/biosarchive>




Processor Strapping The CFG signals have a default value of '1' if not terminated on the board.


	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy CFG4 (DP Presence Strap)	Disable:	Enable: Set DFX Enable in DFX interface MSR	
	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	


PROJECT :Y61
Quanta Computer Inc.

Size Custom	Document Number 04 - ULT 3/9 (POWER-1)	Rev 1A
Date: Monday, April 21, 2014	Sheet 4 of 32	




https://t.me/schematics_laptop
<https://t.me/biosarchive>


			PROJECT :Y61	
			Quanta Computer Inc.	
Size Custom	Document Number ULT 4/9 (RSV,GND)			Rev 1A
Date: Monday, April 21, 2014	Sheet	5 of	32	




PCH Pull-high/low(CLG)



PLTRST#(CLG)





System PWR_OK(CLG)



<p>PROJECT :Y61 Quanta Computer Inc.</p>		
Size Custom	Document Number ULT 5/9(Power Manger)	Rev 1A
Date: Monday, April 21, 2014	Sheet 6 of 32	

Lynx Point-LP Platform Controller Hub (HDA, JTAG, SATA)




HDD0 (SATA3 6.0Gb/s) 15.6"

DG recommended that SATA AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.


PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit				
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V0 - R414 *1K 4 - SPKR 9				
SDIO_D0/GPIO66	Top-Block Swap	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R459 *1K 4 - GPIO66_ULT 9				
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC0 - R460 330K 4 - PCH_INVRMEN				
HDA_SDO/I2S0_TXD	Flash Descriptor Security Only for Interposer	PWROK	0 = Default (weak pull-down 20K) 1 = Can be Overridden	25 GPIO33_EC - R467 1K 4 - ACZ_SDOUT				
GSPI0_MOSI/GPIO86	Boot BIOS Selection	PWROK	<table border="1"> <tr> <th>GNT0#</th> <th>Root Location</th> </tr> <tr> <td>1</td> <td>LPC SPI(Default)</td> </tr> </table>	GNT0#	Root Location	1	LPC SPI(Default)	
GNT0#	Root Location							
1	LPC SPI(Default)							
GPIO15	TLS Confidentiality	PWROK	0 = ME Crypto Transport Layer Security cipher suite with no confidentiality(Default) 1 = Intel ME Crypto TLS cipher suite with confidentiality	+3V_DEEP_SUS - R33 *1K 4 - GPIO15_ULT 9				
DSWVRMEN	Deep Sx Well On-Die Voltage Regulator Enable	ALWAYS	Should be always pull-up	+3V_RTC0 - R463 330K 4 - DSWVRMEN 6				




RTC Clock 32.768KHZ


07



RTC Circuitry(RTC)



HDA Bus(CLG)




GPIO Pull UP





Vender	Size	P/N
EON	8MB	AKE3EZN0Q01 (EN25QH64-104HIP (QE))
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ (QE))
GigaDevice	8MB	AKE3EGN0Q01 (GD25B64BSIGR (QE))
Socket		DFHS08FS023

4M SPI ROM Socket



PCH SPI ROM(CLG)










PROJECT :Y61
Quanta Computer Inc.

Size	Document Number	Rev
Custom	ULT 6/9(SATA/HDA)	1A
Date: Monday, April 21, 2014	Sheet 7 of 32	

<https://t.me/schematics-laptop>
<https://t.me/biosarchive>


Lynx Point-LP Platform Controller Hub (HDA, JTAG, SATA)

PCI/USBOC# Pull-up(CLG)




SMBus/Pull-up(CLG)

K501UB




CLK_REQ/Strap Pin(CLG)




<https://t.me/schematics-laptop>
<https://t.me/biosarchive>

SMBus/Pull-up(CLG)







PROJECT:Y61
Quanta Computer Inc.


Size Custom	Document Number ULT 7/9 (PCIe/USB/CLK)	Rev 1A
Date: Monday, April 21, 2014	Sheet 8 of 32	



Lynx Point-LP Platform Controller Hub (HDA,JTAG,SATA) Haswell (GPIO)



Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
13" clamshell wo/TS	0	0	0	0	0	1
13" convertible w/TS	0	0	0	0	1	0
15" convertible w/TS+ Giga NIC	0	0	0	0	1	1
13" clamshell w/TS (Reserve)	0	0	0	0	0	0
13" convertible wo/TS (Reserve)	0	0	0	0	0	0
15" convertible w/TS (Reserve)	0	0	0	0	0	0



<https://t.me/schematics-laptop>
<https://t.me/biosarchive>



6,7,8,10,11,12,13,14,15,16,17,18,19,21,22,23,24,25,26,31,32
6,7,10,20,23,24,25,28,30,32

+3V
+3VSS

PROJECT :Y61
Quanta Computer Inc.


Size Custom	Document Number ULT 8/9 (GPIO/MISC)	Rev 1A
Date: Monday, April 21, 2014	Sheet 9 of	32


Lynx Point-LP Platform Controller Hub (HDA, JTAG, SATA) (POWER)




6,7,8,9,11,12,13,14,15,16,17,18,19,21,22,23,24,25,26,31,32	+3V	8	+V1.05S_AUSB3PLL
16,17,18,21,22,23,32	+5V	7	+V1.05S_ASATA3PLL
4,7,11,25,30,32	+1.05V	7,27	+3V_RTC
6,7,9,20,23,24,25,28,30,32	+3VS5	2,4,12,13,29	+1.35VSUS
13,18,20,28,29,30,31,32	+5VS5		

<https://t.me/schematics4laptop>
<https://t.me/biosarchive>




	PROJECT :Y61	
	Quanta Computer Inc.	
	Size Custom	Document Number ULT 9/9(POWER-2)
Date: Monday, April 21, 2014	Sheet 10 of 32	



<https://t.me/schematics-laptop>
<https://t.me/biosarchive>




APS





PROJECT :Y61
Quanta Computer Inc.
ULT



Size	Document Number	Rev
	HSW XDP & APS	1A
Date: Monday, April 21, 2014 Sheet 11 of 32		



<https://t.me/schematicsLaptop>
<https://t.me/biosarchive>




PV for RF request



PROJECT :Y61
 Quanta Computer Inc.


Size Custom	Document Number DDR3 DIMM0-STD(4.0H)	Rev 1A
Date: Monday, April 21, 2014	Sheet 12of	32

https://t.me/schematicsLaptop
https://t.me/biosarchive




PC2100 DDR3 SDRAM SO-DIMM (204P)

DDR3-DIMM1_H=4.0_RV5
d3r-ddr3k-20401-tp4b-204p-ruv
DGMK0000157
IC SOCKET DDR3 SODIMM (204P, H4.0, RV5)




DDR3-DIMM1_H=4.0_RV5
d3r-ddr3k-20401-tp4b-204p-ruv
DGMK0000157
IC SOCKET DDR3 SODIMM (204P, H4.0, RV5)




Local Thermal Sensor

DDR3 Thermal Sensor

Main:AL001412003 EMC1412-1-ACZL-TR(98h)
2nd:AL000431014 TMP431ADGKR(98h)




DDR3L SODIMM ODT GENERATION



Place these Caps near So-Dimm1.

1uF/10uF 4pcs on each side of connector

SI stuff







VREF DQ1 M1 Solution








PROJECT :Y61
Quanta Computer Inc.

Size	Document Number	Rev
Custom	DDR3 DIMM1-RV5(4.0H)	1A
Date:	Monday, April 21, 2014	Sheet 13 of 32



<https://t.me/schematicsLaptop>
<https://t.me/biosarchive>




For EDP: unstuff Ra






SWR MODE	LDO MODE
Stuff L22	Stuff R372

PROJECT :Y61
 Quanta Computer Inc.


Size Custom	Document Number RTD2136	Rev 1A
Date: Monday, April 21, 2014	Sheet 14 of 32	




Stuff PS8201A:
DEL ALL





https://t.me/schematics_laptop
<https://t.me/biosarchive>




<https://t.me/schematics4laptop>
<https://t.me/biosarchive>

			PROJECT :Y61	
			Quanta Computer Inc.	
Size	Document Number			Rev
Custom	Azalia ALC 3227			1A
Date: Monday, April 21, 2014	Sheet	17	of	32


Head Phone out



Audio Board



FAN



<https://t.me/schematics-laptop>
<https://t.me/biosarchive>




6,7,8,9,10,11,12,13,14,15,16,17,19,21,22,23,24,25,26,31,32
 16,17,21,22,23,32
 13,20,28,29,30,31,32

+3V
 +5V
 +5VSS


PROJECT :Y61
Quanta Computer Inc.

Size Custom	Document Number Audio/AMP HPA022642RTJR	Rev 1A
Date: Monday, April 21, 2014 Sheet 18 of 32		

https://t.me/schematics_laptop
<https://t.me/biosarchive>





OSx	Transition Bit Amplitude
NC(default)	1000
0	870
1	1085
EQx	Equalization dB
NC(default)	0
0	7
1	15
DEx	OSx=NC OSx=0 OSx=1
NC	-3.5dB -2.2dB -4.4dB
0	-6.0dB -5.2dB -6.0dB
1	-8.5dB -8.9dB -7.6dB
EN_RXD DEVICE FUNCTION	
1(default)	Normal operating mode
0	Sleep mode
CM DEVICE FUNCTION	
0(default)	Normal operating mode
1	Compliance mode



SI change R575 to C504, R576 to C505

SI change R539 to C506, R540 to C507



<https://t.me/schematicsLaptop>
<https://t.me/biosarchive>

PROJECT :Y61
Quanta Computer Inc.

Size Custom Document Number **USB 3.0** Rev 1A



Date: Monday, April 21, 2014 Sheet 20 of 32

6,7,9,10,23,24,25,28,30,32
13,18,28,29,30,31,32
4,7,22,23,25,27,28


+3V55
+5V55
+3VPCU

SATA HDD Connector(Cable type)

Bypass CAP close conn






SI add for co-lay use




SATA Re-driver

Ra & Rb need place close




footprint check OK

SI-co-lay SATA HDD Connector




SATA LED




SATA re-driver IC stuff Rb,Cb, unstuff Ra,Ca
unstuff SATA re-driver IC stuff Ra,Ca, unstuff Rb,Cb

TPM (1.2)

Address	BADD
HIGH	4EH/4F (default)




<https://t.me/schematicsdesktop>
<https://t.me/biosarchive>




PROJECT :Y61
Quanta Computer Inc.

Size Custom	Document Number HDD/mSATA/FAN/LED	Rev 1A
Date: Monday, April 21, 2014		Sheet 21 of 32


Power Button Connector




Touch Pad Connector




KEYBOARD Con.




KEYBOARD PULL-UP




Accelerometer Sensor



15" KB backlight only




Co-lay




<https://t.me/schematicsLaptop>
<https://t.me/biosarchive>

		PROJECT :Y61 Quanta Computer Inc.	
Size Custom	Document Number PB/TP/KB/FAN/EMI Cap	Rev 1A	
Date: Monday, April 21, 2014	Sheet 22 of 32		

WLAN/BT




Hole








<https://t.me/schematicsLaptop>
<https://t.me/biosarchive>

			PROJECT :Y61 Quanta Computer Inc.	
			Size Custom	Document Number WLAN/G-Sensor/G-CLK/TS
Date: Monday, April 21, 2014			Sheet 23of	32



Accelerometer Sensor



<https://t.me/schematicsdesktop>






<https://t.me/biosarchive>

32.768kHz clock lines:

- If possible, please avoid using any through-hole.
- Please make the trace length short, and the trace width wide enough.
- The spacing to the closest neighbor should be wide enough.



PROJECT :Y61
Quanta Computer Inc.

Size Custom	Document Number ITE8350/HP9DS0/HP3DC2	Rev 1A
Date: Monday, April 21, 2014		Sheet 24 of 32




PROJECT :Y61
Quanta Computer Inc.

Size Custom	Document Number IT8987E/AX	Rev 1A
Date: Monday, April 21, 2014	Sheet 25 of 32	



SP1	SD D1	MS D1
SP2	SD D0	MS D0
SP3	SD CLK	MS D0
SP4	SD CMD	MS D2
SP5	SD D3	MS D3
SP6	SD D2	MS CLK
SP7	SD WP	MS BS

Share Pin
SD / MMC




Close to chip pin

Close to chip pin


CLOSE CONN

CARD READER




NEW Type

<https://t.me/schematicsLaptop>
<https://t.me/biosarchive>





<https://t.me/schematics-laptop>
<https://t.me/biosarchive>

 PROJECT :NAPA Quanta Computer Inc.		



DC/DC +3VS5/+5VS5

+3VS5 6,7,9,10,20,23,24,25,30,32
 +5VS5 13,18,20,29,30,31,32

+3.3 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCp minimum:7.5A




+5 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCp minimum:7.5A



USB charge support	Ra	Rb
Napa (No support)	Stuff	N/A
Whisky (Support)	N/A	Stuff


https://t.me/schematics_laptop
<https://t.me/biosarchive>


	PROJECT :NAPA		
	Quanta Computer Inc.		
	Size Custom	Document Number 3/5VS5 (SY8208B/SY8208C)	Rev 1A
Date: Monday, April 21, 2014	Sheet	28	of 32




+1.35V +/- 5%
Continue current:6A
Peak current:8A
OCp minimum:12A

<https://t.me/schematics-laptop>
<https://t.me/biosarchive>


	PROJECT :NAPA Quanta Computer Inc.		
	Size Custom	Document Number DDR3 (RT8231B)	Rev 1A
	Date: Monday, April 21, 2014	Sheet 29	of 32



<https://t.me/schematicsLaptop>
<https://t.me/biosarchive>




- +VIN 15,22,27,28,29,31,32
- +3VSS 6,7,9,10,20,23,24,25,28,32
- +5VSS 13,18,20,28,29,31,32
- +5VPCU 13,27,28

	PROJECT :NAPA	
	Quanta Computer Inc.	
Size Custom	Document Number +1.05V (APW8713)/1.5V	Rev 1A
Date: Monday, April 21, 2014	Sheet 30	of 32

ULV 15W Vboot :1.7V Icc TDC PL2: 14A Icc Max= 32A O.C.P.=38A R_DC_LL : -2.0 mV/A R_AC_LL : -7.0 mV/A	ULV 28W Vboot :1.7V Icc TDC PL2: 19A Icc Max= 40A O.C.P.=48A R_DC_LL : -2.0 mV/A R_AC_LL : -7.0 mV/A
---	---

CPU	Re	P/N
15W	90.9K	CS39092FB11
28W	113K	CS41132FB17



CPU	Re	P/N
15W	88.7K	CS38872FB18
28W	95.3K	CS39532FB03

slew rate=53A/us, Vboot=1.7V

DCR = 0.6 m-ohm +/- 7%

Ra PLACE NEAR Hi side MOSFET

CPU	Re	P/N
15W	270	CS12702FB12
28W	324	CS13242FB07

CPU	Re	P/N
15W	1.21K	CS21212FB18
28W	1.62K	CS21622FB17

<https://t.me/schematics1aptop>
<https://t.me/biosarchive>

PROJECT :NAPA
Quanta Computer Inc.

Size: Document Number
CPU_CORE(ISL95813) 15W Rev 1A

Date: Monday, April 21, 2014 Sheet 31 of 32

