





Pavlova Intel KABYLAKE ULT Platform Block Diagram

PCB 10L STACK UP

- LAYER 1 : TOP
- LAYER 2 : SGND
- LAYER 3 : IN1(High)
- LAYER 4 : IN2(High)
- LAYER 5 : SGND
- LAYER 6 : SVCC
- LAYER 7 : IN3(Low)
- LAYER 8 : IN4(High)
- LAYER 9 : SGND
- LAYER 10 : BOT



PROJECT : YODP Quanta Computer Inc.		
Site Custom	Document Number Block Diagram	Rev 1A
Date: Friday, July 01, 2016		Sheet 1 of 40




1118 Change Change Q7062 P/N from BA051440000 to BA039040020, Del D7002,D7003, R10526, R10527



PROJECT : YODP
Quanta Computer Inc.

Site Custom	Document Number	Rev 1A
NB5	KBL U (314)	
Date: Friday, July 01, 2016	Sheet 4 of 40	

<38> +VCC_CORE
 <2.4,3,30,36> +1.0V
 <8> +VCCSTG
 <2.6,3,36,38> +VCCSTPLL



Layout note: need routing together and ALERT need between CLK and DATA.




Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTx}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1PB}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed

PROJECT : YODP
Quanta Computer Inc.




Doc: Kcbl_u (4/14)
 Date: Friday, July 01, 2016

Doc	Document Number	Rev
Custom	KBL U (4/14)	1A
Date: Friday, July 01, 2016		Sheet 6 of 40

- +VCCSTPLL <2.5,9.36,36>
- +VCCSA <38,39>
- +1.2VSUS <3,17,18,22,34,36>
- +1.2V_DEEP_SUS <9,13,15,35,36>
- +1.0V <2,4,36,36>
- +3VPCU <13,15,27,28,30,31,32,33>
- +1.2V_VCCPLL_OC <36>




Need apply PN
 CPUPOWER3 OF 4
 U11N_BSLIST 7
 *SKILL_LIT
 REV = 1



Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTx}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_LPB}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCEOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed

PROJECT : YODP
Quanta Computer Inc.




See Custom: **NB5** Document Number: **KBL U (514)** Rev: **1A**
 Date: Friday, July 01, 2016 Sheet: **6** of **40**




Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGT_{TX}}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCS_T}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CC_{EOP10}}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed

PROJECT : YODP
Quanta Computer Inc.

Soc Custom	Document Number KBL U (614)	Rev 1A
Date: Friday, July 01, 2016		Sheet 7 of 40






Processor Strapping The CFG signals have a default value of '1' if not terminated on the board.


	1	0	Circuit
CFG3 (Physical Debug Enable)	Disable:	Enable: Set DFX Enable in DFX interface MSR	
DFX_Privacy CFG4 (DP Presence Strap)	Disable: No physical DP attached to eDP	Enable: An ext DP device is connected to eDP	

	PROJECT : YODP Quanta Computer Inc.		Rev 1A
	Doc# KBL U (814)	Date: Friday, July 01, 2016	

- 3V DEEP_SUS <4,11,12,14,15,27>
- 3V <2,4,11,12,13,14,15,20,22,23,26,27,29,30,31,37,38>
- 5V <2,2,3,4,27,37>
- +1.0V <2,4,6,30,36>
- +3V5S <4,15,21,28,30,31,33,35,36,37>




GPIO Pull UP



PCH SPI ROM(CLG)

Vendor	Size	P/N
EON	8MB	AKE3EZNO001 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFPO007 (W25Q64FVSSIG)
SigmaDevice	8MB	AKE3EGNO001 (GD25B64BSIGR)
Socket		DFHS08FS023

4M SPI ROM Socket



SMBus/Pull-up(CLG)

1230
Change net name from SMB_RUN_CLK to SMB_PCH_CLK
Change net name from SMB_RUN_DAT to SMB_PCH_DAT

Touch Pad
XDP


PROJECT : YODP
Quanta Computer Inc.

Site Custom Document Number
KBL U (9/14)


Date: 10/27/2016 18sheet 10 of 40 Rev 1A

Functional Strap Definitions

DESIGN NOTE:
WEAK PULL UP RESISTOR PRESENT ON THIS NET




TOP SWAP OVERRIDE
HIGH - TOP SWAP ENABLE
LOW-DISABLED
HIGH- LPC SELECTED FOR SYSTEM FLASH
WEAK INTERNAL PD




No Boot:
The signal has a weak internal pull-down.
0 = Enable security measures defined in the Flash Descriptor.
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.

1212 change R95 pull-high from +3V to +3V_DEEP_SUS




No Boot:
The signal has a weak internal pull-down.
0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).
1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.



No Boot:
The signal has a weak internal pull-down.
0 = Disable No Reboot mode.
1 = Enable No Reboot mode (PCI will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.




No Boot:
The signal has a weak internal pull-down.
This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination Bit (Chipset Configuration Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.
Bit 10 Boot BIOS Destination
0 SPI
1 LPC



No Boot:
The signal has a weak internal pull-down.
0 = LPC is selected for EC.
1 = eSPI Is selected for EC.

	PROJECT : YODP Quanta Computer Inc.		
	Site Custom	Document Number KBL U (10/14)	Rev 1A
	Date: Friday, July 01, 2016		Sheet 11 of 40



PCI-E Port Mapping Table

PCI-E Port	Function	CLK RQ Port	Function
Port1	CardReader	Port0	Un-used
Port2	Un-used	Port1	CardReader
Port3	WLAN	Port2	WLAN
Port4	Un-used	Port3	Un-used
Port5	SSD	Port4	Un-used
Port6	SSD	Port5	SSD
Port7	SSD		
Port8	SSD		
Port9	Un-used		
Port10	Un-used		

USB3.0 Port Mapping Table

USB3.0	Function
PORT-1	USB3.0 MB-2
PORT-2	USB3.0 MB-3
PORT-3	USB3.0 MB-4
PORT-4,6	TYPEC


USB2.0 Port Mapping Table


USB2.0	Function
PORT-1	USB3.0 MB-1
PORT-2	USB3.0 MB-2
PORT-3	USB3.0 MB-3
PORT-4	NC
PORT-5	TYPEC
PORT-6	Camera
PORT-7	WLAN
PORT-8	Touch Screen
PORT-9	NC
PORT-10	NC

PROJECT : YODP
Quanta Computer Inc.

Doc: KBL U (11/14)

Rev: 1A














 NB5	PROJECT : YODP Quanta Computer Inc.	
	Size Custom	Document Number XDP/APS
	Date: Friday, July 01, 2016	Rev 1A










Sheet 16 of 40

bit:0-31










bit:32-63



PROJECT : YODP
Quanta Computer Inc.
 Rev 1A
 Date: Friday, 26/07/2018 16:04:17 of 40




	PROJECT : YODP		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number LPDDR3 TERMINATION	
Date: Fri, 01.2016		Sheet 19 of 40	






	PROJECT : YODP		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number LCD CONN/CAMLID		
Date: Feb 07, July 01, 2016		Sheet 20 of 40	

USB2.0 ESD




Type C1_HSI0_ESD



MV change FP:ub31-ausb0151-p201a-24p-smt

MV del




MV change ehortpad
add Type C PIN
MV change
ID2 R11790 0.4S ID
ID4 R11790 0.4 ID

ILIM to current limit values	Ra
1.0A/900mA	56K
1.65A	33K
2.5A	20K
3.5A	14K


PROJECT : YODP
Quanta Computer Inc.

Site	Document Number	Rev
Custom	USB TYPEC	1A
Date: Friday, July 07, 2018	Sheet	21 of 40


Head Phone out



Audio combo JACK & Volume up/down Button





FAN




<2,4,10,11,12,13,14,15,20,22,23,26,27,29,30,31,37,38> +3V
 <22,23,27,37> +5V
 <4,21,25,33,34,35,36,37,38,39,40> +5VSS

	PROJECT : YODP Quanta Computer Inc.		Rev 1A
	Doc: Yodp_Audio AMP	Document Number AUDIO AMP	

Power Button




KEYBOARD Con.




KEYBOARD PULL-UP

MY5	C321	220P95V_4
MY6	C314	220P95V_4
MY2	C331	220P95V_4
MY7	C316	220P95V_2
MY8	C315	220P95V_2
MY9	C327	220P95V_4
MY10	C311	220P95V_4
MY11	C312	220P95V_4
MY1	C320	220P95V_2
MY2	C318	220P95V_4
MY4	C317	220P95V_2
MY5	C304	220P95V_4
MY6	C326	220P95V_4
MY8	C328	220P95V_4
MY9	C325	220P95V_4
MY2	C323	220P95V_4
MY7	C327	220P95V_4
MY8	C325	220P95V_4
MY9	C325	220P95V_4
MY10	C310	220P95V_4
MY11	C310	220P95V_4
MY12	C330	220P95V_4
MY13	C329	220P95V_2
MY14	C311	220P95V_4
MY15	C310	220P95V_4




PROJECT : YODP
Quanta Computer Inc.

Doc: Kcbp_147_01_5016	Sheet 27 of 40
-----------------------	----------------




1203 Update footprint from ngff-nfse0-s6710-tp20-75p-ke to ngff-nfse0-s6710-tp20-ke-smt



Hole





GND GUARD



	PROJECT : YODP		Rev 1A
	Quanta Computer Inc.		
	Doc: WLANHOLE	Sheet 28 of 40	






Accelerometer Sensor 29



1222
Del Q26/ R587/ R588 for OLED reserve

	PROJECT : YODP Quanta Computer Inc.		Rev 1A
	Doc:	Document Number SENSOR HUB	




Input	RD	CP	D	Q	Q̄
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H

[1] H = HIGH voltage level;
L = LOW voltage level;
X = don't care.

Input	RD	CP	D	Q _{n+1}	Q̄ _{n+1}
H	H	↑	L	L	H
H	H	↑	H	H	L


[1] H = HIGH voltage level;
L = LOW voltage level;
↑ = LOW-to-HIGH CP transition;
Q_{n+1} = state after the next LOW-to-HIGH CP transition.

	PROJECT : YODP		Rev 1A
	Quanta Computer Inc.		
	Doc: Custom	Document Number: CS	
Date: Friday, July 01, 2016	Sheet: 31	of: 40	



PROJECT : YODP
Quanta Computer Inc.

Site: NB5	Document Number: Charger	Rev: 1A
Date: Friday, July 01, 2016	Sheet: 32	of: 40





+1.2V +/- 5%
 Countinue current:6A
 Peak current:8A
 OCP minimum:1.2A

	S3	S5	+1.2VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

PROJECT : YODP
Quanta Computer Inc.




Site Custom	Document Number DDR	Rev 1A
Date: Friday, 12/01/2018	Sheet 34	of 40

+VIN <20.27,32.33,34,38,39,40>
 +3VSS <4.15,21,28,30,31,33,36,37>
 +0VSS <4.21,25,33,34,36,37,38,39,40>
 +1.0V_DEEP_SUS <8.13,15,36>
 +1.8V_DEEP_SUS <8.15,37>



	PROJECT : YODP		Rev 1A
	Quanta Computer Inc.		
	Doc Date: 1/26/2011 10:58	Document Number +1.0V+1.8V+1.8V_DEEP_SUS	




- +1.0V <2.4,6,35>
- +3VS5 <4.15,21,28,30,31,33,35,37>
- +5VS5 <4.21,29,34,35,37,38,39,40>
- +VCCIO <2.8,16>
- +VCCSTPLL <2.8,6,9,38>
- +1.0V_DEEP_SUS <9.13,15,35>




PROJECT : YODP
Quanta Computer Inc.


NB5	Doc Number	+1.0V+VCCSTPLL	Rev	1A
	Date	Friday, July 01, 2016	Sheet	36 of 40


- +3V <-2,4,10,11,12,13,14,15,20,22,23,26,27,29,30,31,38>
- +5V <-22,23,24,27,37>
- +5VS <-4,15,21,28,30,31,33,35,36>
- +5VSS <-4,21,25,33,34,35,36,38,39,40>
- +5VSUS <-37,38>
- +1.8V_DEEP_SUS <-8,15,35>
- +1.8V <-25>
- +5V <-22,23,24,27,37>
- +1.8V <-20,27,32,33,34,35,38,39,40>
- +1.8VSUS <-17,18>




+VCCSA <6.38>
 +VCCGT <7.48>
 +5VPCU <13.32,33.37>
 +5V <22.23,24,27,37>



		PROJECT : YODP	
		Quanta Computer Inc.	
Ssn Custom	Document Number CPU VR IC (NCP81208)	Rev 1A	Date Friday, July 01, 2016
		Sheet 35 of 40	




VCCSA



	PROJECT : YODP		Rev 1A
	Quanta Computer Inc.		
Doc Custom	Document Number +VCCORE/VCCSA (NCP81253)		
Date: Friday, 1/27/01, 5:18	Sheet: 35	of 40	

- +VN <20,27,32,33,34,35,38,39>
- +VCCGT <7,55>
- +VIN_VCC_CORE <13,32,33,37>
- +VFCU <23,24,27,37>
- +5V



U-line 22 (15W)
 +VCC_GT
 TDC:18A(22)
 Icc max: 31A(22)

	PROJECT : YODP		Rev 1A
	Quanta Computer Inc.		
	Doc Custom	Document Number +VCCGT (NCP81151)	
Date: 1/25/2018 10:51:51		Sheet: 40 of 40	