

Compal Confidential

PAGANI M/B Schematics Document

Intel Ivy Bridge Processor with DDRIII + Panther Point

Date : 2011/11/22

Version 0.1


| | | | | | | |
|--|--------------------|-----------------|------------|--------------------------|----------------------------|-----|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | | |
| Issued Date | 2011/06/29 | Deciphered Date | 2011/06/29 | Title | | |
| <small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small> | | | | Block Diagrams | | Rev |
| | | | | Size Custom | Document Number LA-8711 | 0.1 |

Compal Confidential

Model Name : Zonda

File Name : LA8711P

2011/11/22



| | | | | | |
|---|-----------------|--------------------|------------|---|-----|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2011/06/29 | Deciphered Date | 2011/06/29 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Flw |
| Custom | Document Number | LA-8711 | 0.1 | Date: Sunday, November 27, 2011 Sheet 2 of 57 | |

Voltage Rails

| Power Plane | Description | S1 | S3 | S5 |
|--------------|---|-----|-----|-----|
| VIN | Adapter power supply (19V) | N/A | N/A | N/A |
| BATT+ | Battery power supply (12.6V) | N/A | N/A | N/A |
| B+ | AC or battery power rail for power circuit. | N/A | N/A | N/A |
| +CPU_CORE | Core voltage for CPU | ON | OFF | OFF |
| +VGFX_CORE | Core voltage for UMA graphic | ON | OFF | OFF |
| +0.75VS | +0.75VP to +0.75VS switched power rail for DDR terminator | ON | OFF | OFF |
| +1.05VS_VCCP | +V1.05SP to +1.05VS_VCCP switched power rail for CPU | ON | OFF | OFF |
| +VCCP | +VCCP (1.05V) power for PCH | ON | OFF | OFF |
| +1.5V | +1.5VP to +1.5V power rail for DDRIII (1.35V OR 1.5V) | ON | ON | OFF |
| +1.5VS | +1.5VS switched power rail | ON | OFF | OFF |
| +1.8VS | (+5VALW) to 1.8V switched power rail to PCH | ON | OFF | OFF |
| +3VALW | +3VALW always on power rail | ON | ON | ON* |
| +3VALW_EC | +3VALW always to KBC | ON | ON | ON* |
| +LAN_VDD_3V3 | +3VALW to +LAN_VDD_3V3 power rail for LAN | ON | ON | ON* |
| +3V_PCH | +3VALW to +3V_PCH power rail for PCH (Short Jumper) | ON | ON | ON* |
| +3VS | +3VALW to +3VS power rail | ON | OFF | OFF |
| +5VALW | +5VALWP to +5VALW power rail | ON | ON | ON* |
| +5V_PCH | +5VALW to +5V_PCH power rail for PCH (Short resistor) | ON | ON | ON* |
| +5VS | +5VALW to +5VS switched power rail | ON | OFF | OFF |
| +VSB | B+ to +VSB always on power rail for sequence control | ON | ON | ON* |
| +RTC_VCC | RTC power | ON | ON | ON |

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

| STATE | SIGNAL | SLP_S1# | SLP_S3# | SLP_S4# | SLP_S5# | +VALW | +V | +VS | Clock |
|-----------------------|--------|---------|---------|---------|---------|-------|-----|-----|-------|
| Full ON | | HIGH | HIGH | HIGH | HIGH | ON | ON | ON | ON |
| S1 (Power On Suspend) | | LOW | HIGH | HIGH | HIGH | ON | ON | ON | LOW |
| S3 (Suspend to RAM) | | LOW | LOW | HIGH | HIGH | ON | ON | OFF | OFF |
| S4 (Suspend to Disk) | | LOW | LOW | LOW | HIGH | ON | OFF | OFF | OFF |
| S5 (Soft OFF) | | LOW | LOW | LOW | LOW | ON | OFF | OFF | OFF |

EC SM Bus1 address

| Device | Address |
|---------------|-------------|
| Smart Battery | 0001 011X b |
| G-sensor | 0101001b |

PCH SM Bus address

| Device | Address |
|------------|------------|
| DDR DIMM0 | 1010 0000b |
| DDR DIMM1 | |
| Mini Card1 | |
| Mini Card2 | |
| TP module | |

EC SM Bus2 address


| Device | Address |
|---------------|------------|
| PCH (Reserve) | 1010 0110b |


SMBUS Control Table

| | SOURCE | BATT | WLAN MIINI1 | BATT Charger | TP | SODIMM | EC_SMB_CK2 EC_SMB_DA2 | PCH_SML1CLK PCH_SML1DATA | G-Sensor | GPU | HP AMP |
|-----------------------------|--------|------|-------------|--------------|----|--------|--------------------------|-----------------------------|----------|-----|--------|
| EC_SMB_CK1 EC_SMB_DA1 | KB930 | V | | V | | | | | V | | |
| EC_SMB_CK2 EC_SMB_DA2 | KB930 | | | | | | V | | | V | |
| PCH_SMBCLK PCH_SMBDATA | PCH | | | | V | V | | | | | V |
| PCH_SML0CLK PCH_SML0DATA | PCH | | | | | | | | | | |
| PCH_SML1CLK PCH_SML1DATA | PCH | | | | | | V | | | | |

| CLK | DIFFERENTIAL | DESTINATION | FLEX CLOCKS | DESTINATION |
|--------------|--------------|--------------|-------------|-------------|
| | CLKOUT_PCIE0 | CR+ Giga LAN | CLKOUTFLEX0 | None |
| | CLKOUT_PCIE1 | WLAN | CLKOUTFLEX1 | None |
| | CLKOUT_PCIE2 | None | CLKOUTFLEX2 | None |
| | CLKOUT_PCIE3 | None | CLKOUTFLEX3 | None |
| | CLKOUT_PCIE4 | None | | |
| | CLKOUT_PCIE5 | None | | |
| | CLKOUT_PCIE6 | None | | |
| CLKOUT_PCIE7 | None | | | |
| CLKOUT_PEG_B | None | | | |

Symbol Note :

 : means Digital Ground

 : means Analog Ground

| SATA | DESTINATION |
|-------|---------------|
| SATA0 | HDD,JHDD1 |
| SATA1 | m-SATA,JMINI2 |
| SATA2 | ODD, JODD1 |
| SATA3 | None |
| SATA4 | None |
| SATA5 | None |


| Option | @ | CONN@ | PX@ |
|--------|---|-------|-----|
| UMA | X | X | X |
| DIS | X | X | V |

USB Port Table


| USB 2.0 | USB 1.1 | Port | 1 External USB Port |
|---------|---------|------|--------------------------|
| EHCI1 | UHCI0 | 0 | USB3.0 |
| | | 1 | USB3.0 |
| | UHCI1 | 2 | USB3.0 |
| | | 3 | USB2.0 FRP |
| | | 4 | X |
| | | 5 | m-SATA |
| | | 6 | X |
| EHCI2 | UHCI2 | 7 | X |
| | | 8 | Camera |
| | UHCI3 | 9 | USB2.0 and sleep charger |
| | | 10 | minPCIE-WLAN/BT |
| | | 11 | X |
| | | 12 | X |
| | | 13 | X |

| USB 3.0 | Port | 3 External USB Port |
|---------|------|---------------------|
| | 0 | USB3.0 |
| | 1 | USB3.0 |
| | 2 | USB3.0(SB) |

| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
|---|---------------------------|-----------------|--------------------------|------------|
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | Title |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Notes List |
| Size C | Document Number | LA-8711 | Rev | 0.1 |
| Date: | Sunday, November 27, 2011 | Sheet | 3 | of 57 |




PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
 PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms



eDP_COMPPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms






NOTE:eDP_COMPPIO and eDP_ICOMPO should not be left floating even if Internal Graphic is disabled since they are shared with other interfaces



| Signal Name | Pin | Connector | Value | Notes |
|-------------|-----|----------------------|-------|---|
| PEG_RX#0 | K33 | PEG GTX C HRX N15 | | |
| PEG_RX#1 | M35 | PEG GTX C HRX N14 | | |
| PEG_RX#2 | L34 | PEG GTX C HRX N13 | | |
| PEG_RX#3 | J35 | PEG GTX C HRX N12 | | |
| PEG_RX#4 | J32 | PEG GTX C HRX N11 | | |
| PEG_RX#5 | H34 | PEG GTX C HRX N10 | | |
| PEG_RX#6 | H31 | PEG GTX C HRX N9 | | |
| PEG_RX#7 | G33 | PEG GTX C HRX N8 | | |
| PEG_RX#8 | G30 | PEG GTX C HRX N7 | | |
| PEG_RX#9 | F35 | PEG GTX C HRX N6 | | |
| PEG_RX#10 | E34 | PEG GTX C HRX N5 | | |
| PEG_RX#11 | E32 | PEG GTX C HRX N4 | | |
| PEG_RX#12 | D33 | PEG GTX C HRX N3 | | |
| PEG_RX#13 | D31 | PEG GTX C HRX N2 | | |
| PEG_RX#14 | B33 | PEG GTX C HRX N1 | | |
| PEG_RX#15 | C32 | PEG GTX C HRX N0 | | |
| PEG_RX#16 | J33 | PEG GTX C HRX P15 | | |
| PEG_RX#17 | L35 | PEG GTX C HRX P14 | | |
| PEG_RX#18 | K34 | PEG GTX C HRX P13 | | |
| PEG_RX#19 | H32 | PEG GTX C HRX P11 | | |
| PEG_RX#20 | G34 | PEG GTX C HRX P10 | | |
| PEG_RX#21 | G31 | PEG GTX C HRX P9 | | |
| PEG_RX#22 | F33 | PEG GTX C HRX P8 | | |
| PEG_RX#23 | F30 | PEG GTX C HRX P7 | | |
| PEG_RX#24 | E35 | PEG GTX C HRX P6 | | |
| PEG_RX#25 | E33 | PEG GTX C HRX P5 | | |
| PEG_RX#26 | D34 | PEG GTX C HRX P4 | | |
| PEG_RX#27 | D31 | PEG GTX C HRX P3 | | |
| PEG_RX#28 | C33 | PEG GTX C HRX P2 | | |
| PEG_RX#29 | C32 | PEG GTX C HRX P1 | | |
| PEG_TX#0 | M29 | PEG HTX GRX N15 CU33 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX N15 |
| PEG_TX#1 | M32 | PEG HTX GRX N14 CU34 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX N14 |
| PEG_TX#2 | M31 | PEG HTX GRX N13 CU35 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX N13 |
| PEG_TX#3 | L32 | PEG HTX GRX N12 CU36 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX N12 |
| PEG_TX#4 | L29 | PEG HTX GRX N11 CU37 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX N11 |
| PEG_TX#5 | K31 | PEG HTX GRX N10 CU38 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX N10 |
| PEG_TX#6 | K28 | PEG HTX GRX N9 CU39 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX N9 |
| PEG_TX#7 | J30 | PEG HTX GRX N8 CU40 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX N8 |
| PEG_TX#8 | J28 | PEG HTX GRX N7 CU41 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX N7 |
| PEG_TX#9 | H29 | PEG HTX GRX N6 CU42 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX N6 |
| PEG_TX#10 | G27 | PEG HTX GRX N5 CU43 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX N5 |
| PEG_TX#11 | E29 | PEG HTX GRX N4 CU44 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX N4 |
| PEG_TX#12 | F27 | PEG HTX GRX N3 CU45 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX N3 |
| PEG_TX#13 | D28 | PEG HTX GRX N2 CU46 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX N2 |
| PEG_TX#14 | F26 | PEG HTX GRX N1 CU47 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX N1 |
| PEG_TX#15 | E25 | PEG HTX GRX N0 CU48 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX N0 |
| PEG_TX#16 | M28 | PEG HTX GRX P15 CU49 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX P15 |
| PEG_TX#17 | M33 | PEG HTX GRX P14 CU50 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX P14 |
| PEG_TX#18 | M30 | PEG HTX GRX P13 CU51 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX P13 |
| PEG_TX#19 | L28 | PEG HTX GRX P11 CU52 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX P11 |
| PEG_TX#20 | K30 | PEG HTX GRX P10 CU54 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX P10 |
| PEG_TX#21 | K27 | PEG HTX GRX P9 CU55 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX P9 |
| PEG_TX#22 | J29 | PEG HTX GRX P8 CU56 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX P8 |
| PEG_TX#23 | J27 | PEG HTX GRX P7 CU57 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX P7 |
| PEG_TX#24 | H28 | PEG HTX GRX P6 CU58 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX P6 |
| PEG_TX#25 | G28 | PEG HTX GRX P5 CU59 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX P5 |
| PEG_TX#26 | E28 | PEG HTX GRX P4 CU60 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX P4 |
| PEG_TX#27 | F28 | PEG HTX GRX P3 CU61 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX P3 |
| PEG_TX#28 | D27 | PEG HTX GRX P2 CU62 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX P2 |
| PEG_TX#29 | E26 | PEG HTX GRX P1 CU63 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX P1 |
| PEG_TX#30 | D25 | PEG HTX GRX P0 CU64 | 2 | 1 PX@ 0.1U 0402 10V8K PEG HTX C GRX P0 |

10/05 Change to 0.22uF.
 Typ- suggest 220nF. The change in AC capacitor value from 180nF to 265nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)
 11/23 AC-coupling capacitor is 0.1u.Chelsea only support GEN2.

| | | | | |
|---|--------------------|---------------------------|-------------------------------------|---------|
| Security Classification | Compal Secret Data | | | |
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | |
| Title PROCESSOR(I7) DMI,FDI,PEG | | | Compal Electronics, Inc. Rev 0.1 | |
| Size | Document Number | Date | | Sheet |
| Customer | LA-8551P | Sunday, November 27, 2011 | | 4 of 57 |




| | | | | | |
|---|------------|--------------------|---------------------------|---|---------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | PROCESSOR(3/7) DDRIII Size Document Number LA-8041P Rev 0.1 | |
| Customer | LA-8041P | Date: | Sunday, November 27, 2011 | Sheet | 6 of 57 |

CFG Straps for Processor


Change to part G.

change to install




| PEG Static Lane Reversal - CFG2 is for the 16x | |
|--|--|
| CFG2 | * 1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed |


change to install




| Display Port Presence Strap | |
|-----------------------------|--|
| CFG4 | * 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port |



| PCIe Port Bifurcation Straps | |
|------------------------------|---|
| CFG[6:5] | 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled *01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled |




| PEG DEFER TRAINING | |
|--------------------|--|
| CFG7 | * 1: (Default) PEG Train immediately following xRESETB de assertion 0: PEG Wait for BIOS for training |



2011.10.18 delete XDP resistor just reserve test point for XDP.

Just modify PWR to correct, didn't change net-name to save layout time; must modify on SI phase


ITP CLK change from part C.



TYCO_2013620-2_IVY BRIDGE


| Security Classification | Compal Secret Data | |
|---|--------------------|-----------------|
| Issued Date | 2011/11/02 | Deciphered Date |
| | | 2011/11/02 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | |

| Compal Electronics, Inc. | | |
|----------------------------------|---------------------------|---------------|
| PROCESSOR(S/7) PWR,BYPASS | | |
| Size | Document Number | Rev |
| Custom | LA-8041P | 0.1 |
| Date: | Sunday, November 27, 2011 | Sheet 8 of 57 |




- Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed in a common motherboard design,
- VAXG can be left floating in a common motherboard design (Gfx VR keeps VAXG from floating) if the VR is stuffed

POWER




For Chief River only
M3 Circuit (Processor Generated SO-DIMM VREF_DQ)

10/03 add +V_DDR_REFB




SI# 7/29 Add CC26 10uF and reserve 330u on 1.8V power Rail




SI# BOM Change CC118 0.1u 25V form 0.1u 16V

Follow DG 0.71 page 6



GRAPHICS

1.8V RAIL



+V_SM_VREF should have 20 mil trace width

11/21 follow PBL22 design remove 10u*2, 1U*8; keep 10U*5

QC4 Change to SA0000JA00 for small package 1016


Delete CC25 330u cap 10.19 (after check with power)

11/21 follow PBL22 design remove 10u*2, 1U*5

CPU EDS descript as follow:
For Chief River platforms this pin should not be used.

| VID[0] | VID[1] | 2011 | 2012 |
|--------|--------|---------|------|
| 0 | 0 | 0.90 V | Yes |
| 0 | 1 | 0.80 V | Yes |
| 1 | 0 | 0.725 V | No |
| 1 | 1 | 0.675 V | Yes |

| | | | | |
|--|--------------------|-----------------|-----------------|---------|
| Security Classification | Compal Secret Data | | Title | |
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | |
| <p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p> | | | | |
| <p>Compal Electronics, Inc.</p> <p>PROCESSOR(6/7) PWR</p> | | | Size | Rev |
| <p>Customer</p> <p>LA-8041P</p> | | | Document Number | 0.1 |
| <p>Date:</p> <p>Sunday, November 27, 2011</p> | | | Sheet | 9 of 57 |




TYCO_2013620-2_IVY BRIDGE

TYCO_2013620-2_IVY BRIDGE



| | | | | | |
|---|---------------------------|--------------------|------------|--------------------------|--|
| Security Classification | | Compal Secret Data | | Title | |
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | Compal Electronics, Inc. | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | PROCESSOR(7/7) VSS | |
| Size | Document Number | Rev | | 0.1 | |
| Custom | LA-8041P | | | | |
| Date: | Sunday, November 27, 2011 | Sheet | 10 | of 57 | |

DDR3 SO-DIMM A




DDR3 SO-DIMM B


10/03 change to +V_DDR_REFB




Layout Note:
Place near JDIMM1.203 & JDIMM1.204



Layout Note:
Place near JDIMM1




DDR3 SO-DIMM B



SI# 8/16 Reserve 4 pcs 0.1uF for EMI noise issue

10/05 change to PH.

Standard
<Address(SA1,SA0):10>



DDR3_DRAMRST# 6.11

DDR_CKE1_DIMMB 6

DDR_B_S1 6

DDR_C0_DIMMB# 6

M_ODT2 6

M_ODT3 6

DDR_B_D36 6

DDR_B_D37 6

DDR_B_D38 6

DDR_B_D39 6

DDR_B_D40 6

DDR_B_D41 6

DDR_B_D42 6

DDR_B_D43 6

DDR_B_D44 6

DDR_B_D45 6

DDR_B_D46 6

DDR_B_D47 6

DDR_B_D48 6

DDR_B_D49 6

DDR_B_D50 6

DDR_B_D51 6

DDR_B_D52 6

DDR_B_D53 6

DDR_B_D54 6

DDR_B_D55 6

DDR_B_D56 6

DDR_B_D57 6

DDR_B_D58 6

DDR_B_D59 6

DDR_B_D60 6

DDR_B_D61 6

DDR_B_D62 6

DDR_B_D63 6

DDR_B_D64 6

DDR_B_D65 6

DDR_B_D66 6

DDR_B_D67 6

DDR_B_D68 6

DDR_B_D69 6

DDR_B_D70 6

DDR_B_D71 6

DDR_B_D72 6

DDR_B_D73 6

DDR_B_D74 6

DDR_B_D75 6

DDR_B_D76 6

DDR_B_D77 6

DDR_B_D78 6

DDR_B_D79 6

DDR_B_D80 6

DDR_B_D81 6

DDR_B_D82 6

DDR_B_D83 6

DDR_B_D84 6

DDR_B_D85 6

DDR_B_D86 6

DDR_B_D87 6

DDR_B_D88 6

DDR_B_D89 6

DDR_B_D90 6

DDR_B_D91 6

DDR_B_D92 6

DDR_B_D93 6

DDR_B_D94 6

DDR_B_D95 6

DDR_B_D96 6

DDR_B_D97 6

DDR_B_D98 6

DDR_B_D99 6

DDR_B_D100 6

DDR_B_D101 6

DDR_B_D102 6

DDR_B_D103 6

DDR_B_D104 6

DDR_B_D105 6

DDR_B_D106 6

DDR_B_D107 6

DDR_B_D108 6

DDR_B_D109 6

DDR_B_D110 6

DDR_B_D111 6

DDR_B_D112 6

DDR_B_D113 6

DDR_B_D114 6

DDR_B_D115 6

DDR_B_D116 6

DDR_B_D117 6

DDR_B_D118 6

DDR_B_D119 6

DDR_B_D120 6

DDR_B_D121 6

DDR_B_D122 6

DDR_B_D123 6

DDR_B_D124 6

DDR_B_D125 6

DDR_B_D126 6

DDR_B_D127 6

DDR_B_D128 6

DDR_B_D129 6

DDR_B_D130 6

DDR_B_D131 6

DDR_B_D132 6

DDR_B_D133 6

DDR_B_D134 6

DDR_B_D135 6

DDR_B_D136 6

DDR_B_D137 6

DDR_B_D138 6

DDR_B_D139 6

DDR_B_D140 6

DDR_B_D141 6

DDR_B_D142 6

DDR_B_D143 6

DDR_B_D144 6

DDR_B_D145 6

DDR_B_D146 6

DDR_B_D147 6

DDR_B_D148 6

DDR_B_D149 6

DDR_B_D150 6

DDR_B_D151 6

DDR_B_D152 6

DDR_B_D153 6

DDR_B_D154 6

DDR_B_D155 6

DDR_B_D156 6

DDR_B_D157 6

DDR_B_D158 6

DDR_B_D159 6

DDR_B_D160 6

DDR_B_D161 6

DDR_B_D162 6

DDR_B_D163 6

DDR_B_D164 6

DDR_B_D165 6

DDR_B_D166 6

DDR_B_D167 6

DDR_B_D168 6

DDR_B_D169 6

DDR_B_D170 6

DDR_B_D171 6

DDR_B_D172 6

DDR_B_D173 6

DDR_B_D174 6

DDR_B_D175 6

DDR_B_D176 6

DDR_B_D177 6

DDR_B_D178 6

DDR_B_D179 6

DDR_B_D180 6

DDR_B_D181 6

DDR_B_D182 6

DDR_B_D183 6

DDR_B_D184 6

DDR_B_D185 6

DDR_B_D186 6

DDR_B_D187 6

DDR_B_D188 6

DDR_B_D189 6

DDR_B_D190 6

DDR_B_D191 6

DDR_B_D192 6

DDR_B_D193 6

DDR_B_D194 6

DDR_B_D195 6

DDR_B_D196 6

DDR_B_D197 6

DDR_B_D198 6

DDR_B_D199 6

DDR_B_D200 6

DDR_B_D201 6

DDR_B_D202 6

DDR_B_D203 6

DDR_B_D204 6

DDR_B_D205 6

DDR_B_D206 6

DDR_B_D207 6

DDR_B_D208 6

DDR_B_D209 6

DDR_B_D210 6

DDR_B_D211 6

DDR_B_D212 6

DDR_B_D213 6

DDR_B_D214 6

DDR_B_D215 6

DDR_B_D216 6

DDR_B_D217 6

DDR_B_D218 6

DDR_B_D219 6

DDR_B_D220 6

DDR_B_D221 6

DDR_B_D222 6

DDR_B_D223 6

DDR_B_D224 6

DDR_B_D225 6

DDR_B_D226 6

DDR_B_D227 6

DDR_B_D228 6

DDR_B_D229 6

DDR_B_D230 6

DDR_B_D231 6

DDR_B_D232 6

DDR_B_D233 6

DDR_B_D234 6

DDR_B_D235 6

DDR_B_D236 6

DDR_B_D237 6

DDR_B_D238 6

DDR_B_D239 6

DDR_B_D240 6

DDR_B_D241 6

DDR_B_D242 6

DDR_B_D243 6

DDR_B_D244 6

DDR_B_D245 6

DDR_B_D246 6

DDR_B_D247 6

DDR_B_D248 6

DDR_B_D249 6

DDR_B_D250 6

DDR_B_D251 6

DDR_B_D252 6

DDR_B_D253 6

DDR_B_D254 6

DDR_B_D255 6


DDR_B_D256 6

DDR_B_D257 6

DDR_B_D258 6

DDR_B_D259 6

DDR_B_D260 6



HDA_SYNC

This signal has a weak internal pull-down
 On Die PLL VR is supplied by 1.5V when sampled high
 1.8V when sampled low
 Needs to be pulled High for Chief River platform

HDA_SYNC RH149 2 1K 0.402 5%

INTVRMEN

★ H: Integrated VRM enable
 ★ L: Integrated VRM disable

INTVRMEN RH124 2 330K 0.402 5%

INTVRMEN RH126 2 330K 0.402 5%

HDA_SPKR


★ Low=Default
 ★ High=No Reboot

HDA_SPKR RH139 2 1K 0.402 5%



HDA_SDO

ME debug mode, this signal has a weak internal PD
 L=>security measures defined in the Flash Descriptor will be in effect (default)
 H=>Flash Descriptor Security will be overridden







HDA_SDO RH140 2 1K 0.402 5%









Should be ACES_50273-0020N-001_2P, need check




| | | | | | | | | | | | | | | | | | | | |
|---|------------|--|--------------------|--|-----------------|--|------------|--|-----------------------------|---------------------------|--------------------------|-----------------|--|----------|--|-----|--|-----|--|
| Security Classification | 2011/11/02 | | Compal Secret Data | | Deciphered Date | | 2011/11/02 | | Title | | Compal Electronics, Inc. | | | | | | | | |
| Issued Date | 2011/11/02 | | Deciphered Date | | 2011/11/02 | | Title | | PCH (I/8) SATA,HDA,SPI, LPC | | Rev | | | | | | | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | | | | | | | Size | | Document Number | | LA-8711 | | Rev | | 0.1 | |
| Date: | | | | | | | | | | Sunday, November 27, 2011 | | Sheet | | 13 of 57 | | | | | |




| | | | | | |
|---|-----------------|---------------------------|--|----------------------------|-----|
| Security Classification | | Compal Secret Data | | Title | |
| Issued Date | | Deciphered Date | | 2011/11/02 | |
| 2011/11/02 | | 2011/11/02 | | PCH (2/8) PCIE, SMBUS, CLK | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | | |
| Size | Document Number | Date | | Sheet | Rev |
| LA-8711 | | Sunday, November 27, 2011 | | 14 | 0.1 |
| | | | | of | 57 |




| | | | | |
|---|---------------------------|-----------------|------------|----------------------------------|
| Security Classification | Compal Secret Data | | Title | |
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | PCH (5/8) GPIO, CPU, MISC |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Rev 0.1 |
| Date: | Sunday, November 27, 2011 | Sheet | 17 | of 57 |



| PCH Power Rail Table | | |
|----------------------|-----------|-----------------------|
| Voltage Rail | Voltage | 80 Iccmax Current (A) |
| V_PROC_IO | 1.05 | 0.001 |
| V5REF | 5 | 0.001 |
| V5REF_Sus | 5 | 0.001 |
| Vcc3_3 | 3.3 | 0.266 |
| VccADAC | 3.3 | 0.001 |
| VccADPLLA | 1.05 | 0.08 |
| VccADPLLB | 1.05 | 0.08 |
| VccCore | 1.05 | 1.3 |
| VccDMI | 1.05 | 0.042 |
| VccIO | 1.05 | 2.925 |
| VccASW | 1.05 | 1.01 |
| VccSPI | 3.3 | 0.02 |
| VccDSW | 3.3 | 0.003 |
| VccpNAND | 1.8 | 0.19 |
| VccRTC | 3.3 | 6 uA |
| VccSus3_3 | 3.3 | 0.119 |
| VccSusHDA | 3.3 / 1.5 | 0.01 |
| VccVRM | 1.8 / 1.5 | 0.16 |
| VccCLKDMI | 1.05 | 0.02 |
| VccSSC | 1.05 | 0.095 |
| VccDIFFCLKN | 1.05 | 0.055 |
| VccALVDS | 3.3 | 0.001 |
| VccTX_LVDS | 1.8 | 0.06 |





VCC3_3 = 266mA detail waiting for newest spec
 VCCDMI = 42mA detail waiting for newest spec




| Security Classification | Compal Secret Data | | |
|---|--------------------|-----------------|------------|
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | |



| | | | |
|---------------------------------|---------------------------|-------|----------|
| Compal Electronics, Inc. | | | |
| PCH (7/8) PWR | | | |
| Size | Document Number | Rev | |
| | LA-8711 | 0.1 | |
| Date: | Sunday, November 27, 2011 | Sheet | 19 of 57 |



| | | | | | | |
|---|--------------------|-----------------|------------|---------------------------------|-----------------------------------|----------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | | |
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | Title PCH (8/8) VSS | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number LA-8711 | Rev 0.1 |
| | | | | Date: | Sunday, November 27, 2011 | Sheet 20 of 57 |



VRAM ID₀
VRAM ID₁
VRAM ID₂





CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0 = DO NOT INSTALL RESISTOR
1 = INSTALL 10K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE


| STRAPS | PIN | DESCRIPTION OF DEFAULT SETTINGS <-all internal PD-> | RECOMMENDED SETTINGS |
|----------------------|----------------|---|----------------------|
| TX_PWRs_ENB | GPIO0 | PCIe TRANSMITTER Power Saving Enable 0: 50% swing 1: Full swing | X |
| TX_DEEMPH_EN | GPIO1 | PCIe TRANSMITTER DE-EMPHASIS 0: disable 1: enable | X |
| RSVD | GPIO2 | Advertises PCIe speed when compliance test 0: 2.50T/s 1: 50T/s | 0 |
| RSVD | GPIO8 | Internal use only. This Pad has an internal PD and Must be 0V at reset. The pad may be left unconnected. | 0 |
| RSVD | GPIO21 | | 0 |
| BIOS_ROM_EN | GPIO_22_ROMCSB | ENABLE EXTERNAL BIOS ROM 0: disable 1: enable | X |
| ROMIDCFG(2:0) | GPIO[13:11] | SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT GPIO13,12,11 (config 2,1,0): internal PD. a) BIOS_ROM_EN=1, the config(2:0) defines the ROM type. b) BIOS_ROM_EN=0, the config(2:0) defines the primary aperture size. size[4:3:0] 1.25MB 000 2.5MB 001 4.8MB 010 | XXX |
| VIP_DEVICE_STRAP_ENA | V2SYNC | IGNORE VIP DEVICE STRAPS | 0 |
| BIF_VGA_DIS | GPIO9 | VGA ENABLED | 0 |
| RSVD | GENERICC | | 0 |
| AUD[1] | HSYNC | AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected | 11 |
| AUD[0] | VSYSNC | 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI | |

AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET


| | | |
|--------------|-------|---|
| TX_PWRs_ENB | GPIO0 | Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop) |
| TX_DEEMPH_EN | GPIO1 | PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop) |




| Name | FCH Pin Assignments |
|----------|---------------------|
| FE_GPIO0 | GPIO191 |
| FE_GPIO1 | GPIO192 |
| FE_PWRGD | GPIO28 |




+3.3VS TO +3.3VGS




+1.5V TO +1.5VGS



11/20 PXS_PWREN=PCH GPIO54



+1.8VS TO +1.8VGS



| | | | | |
|---|---------------------------|-----------------|--------------------------|-----------------------------|
| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2011/06/30 | Deciphered Date | 2013/06/30 | Title |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | ATI SeymourXT M2 BACO POWER |
| Size | C | Document Number | LA-8711 | Rev |
| Date: | Sunday, November 27, 2011 | Sheet | 23 | of 57 |

(1.8V @0mA NC_PCIE_VDDR)
 Note: RV2 No stuff for Chelsea 10.19

For DDR3/GDDR5, MVDDQ = 1.5V

| | | |
|-------|-----|--------|
| VDDR1 | CRB | Design |
| 0.1u | 6 | 6 |
| 1u | 10 | 5 |
| 10u | 6 | 5 |

| | | |
|--------|-----|--------|
| VDD_CT | CRB | Design |
| 0.1u | 1 | 1 |
| 1u | 3 | 3 |
| 10u | 1 | 1 |


| | | |
|-------|-----|--------|
| VDDR3 | CRB | Design |
| 1u | 3 | 3 |
| 10u | 1 | 1 |

| | | |
|-------|-----|--------|
| VDDR4 | CRB | Design |
| 0.1u | 1 | 1 |
| 1u | 1 | 1 |
| 10u | 1 | 1 |

| | | |
|-------|-----|--------|
| MPV18 | CRB | Design |
| 0.1u | 2 | 1 |
| 1u | 2 | 1 |
| 10u | 1 | 1 |

| | | |
|-------|-----|--------|
| SPV18 | CRB | Design |
| 0.1u | 1 | 1 |
| 1u | 1 | 1 |
| 10u | 1 | 1 |

| | | |
|-------|-----|--------|
| SPV10 | CRB | Design |
| 0.1u | 1 | 1 |
| 1u | 1 | 1 |
| 10u | 1 | 1 |



For Chelsea, Delete 2*10

| | | |
|-----------|-----|--------|
| PCIE_VDDR | CRB | Design |
| 0.1u | 2 | 2 |
| 1u | 1 | 1 |
| 10u | 1 | 1 |


| | | |
|-----------|-----|--------|
| PCIE_VDDC | CRB | Design |
| 1u | 7 | 5 (1@) |
| 10u | 1 | 1 |

| | | |
|------|-----|--------|
| VDDC | CRB | Design |
| 1u | 30 | 25 |
| 10u | 10 | 1 |
| 22u | 0 | 1 |


| | | |
|-------|-----|--------|
| VDDCI | CRB | Design |
| 1u | 10 | 9 |
| 10u | 3 | 2 |
| 22u | 0 | 1 |


VDDCI and VDDC should have separate regulators with a merge option on PCB
 For Madison, Park, Capilano, Robson, Seymour and Whistler, VDDCI and VDDC can share one common regulator


VDDCI and VDDC should have separate regulators with a merge option on PCB
 For Madison, Park, Capilano, Robson, Seymour and Whistler, VDDCI and VDDC can share one common regulator






| | | | | |
|---|---------------------------|-----------------|--------------------------|--------------------------|
| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2011/06/30 | Deciphered Date | 2013/06/30 | Title |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | ATI SetmourXT M2 PWR_GND |
| Size | C | Document Number | LA-8711 | Rev |
| Date: | Sunday, November 27, 2011 | Sheet | 26 | of 57 |









SM070001310 400ma 90ohm@100mhz DCR 0.3






| | | | | | | |
|---|---------------------------|-----------------|------------|--------------------------|-----------------|-----|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | | |
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | Title | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | HDMI Conn | | |
| | | | | Size | Document Number | Rev |
| | | | | LA-8711 | 0.1 | |
| Date: | Sunday, November 27, 2011 | Sheet | 29 | of | 57 | |



CRT CONNECTOR



**USE old footprint need update
C-H_13-12201503CP_15P-T**



For CRT

For HDMI


| | | | | | |
|---|---------------------------|--------------------|------------|--------------------------|-----|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | Title CRT | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | | |
| Size | Document Number | | | Rev | 0.1 |
| Date: | Sunday, November 27, 2011 | Sheet | 30 | of | 57 |

WLAN&BT Combo module circuits


| | | |
|---------|---------------------|----------------------|
| | BT on module Enable | BT on module Disable |
| BT_CTRL | HI | LO |
| BT_PWR# | LO | HI |

WLAN

11/25 connect EC_PCIE_WAKE# to KBC
 SI# 7/25 change BT_ON# to BT_ON






For Wireless LAN




| Power | Primary Power (mA) | | Auxiliary Power (mA) |
|--------------------|--------------------|--------|----------------------|
| | Peak | Normal | Normal |
| +3V _{val} | 1000 | 750 | |
| +3V | 330 | 250 | 250 (wake enable) |
| +1.5VS | 500 | 375 | 5 (Not wake enable) |

| | | | | |
|---|---------------------------|-----------------|------------|--------------------------|
| Security Classification | Compal Secret Data | | Title | |
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | Compal Electronics, Inc. |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | MiniCard & WLAN |
| Size | Document Number | Rev | | 0.1 |
| Date: | Sunday, November 27, 2011 | Sheet | 31 | of 57 |

SI# 8/15 R62 change to +3VALW, R61change to 10 ohm, R63 change to 200K ohm







LCD/LED PANEL Conn.






Check pin definition.

11/23 remove INVT_PWM





8/19 change stuff L26 by EMI request




| Security Classification | Compal Secret Data | | Title | |
|---|---------------------------|-----------------|------------|---------------------------------|
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | Compal Electronics, Inc. |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | LVD5 Connector |
| Size | Document Number | Rev | | |
| | LA-8711 | 0.1 | | |
| Date: | Sunday, November 27, 2011 | Sheet | 32 | of 57 |

Change to 0.01u cap. PN




SI# 7/19 port80 TX/RX change to WLAN CONN




SATA connector


100mils




SATA ODD Conn













Place components closely ODD CONN.
11/24 remove 22uF to sub board







**Need Vendor check value
Reserve SATA Redriver**







| | | | | | | |
|---|---------------------------|-----------------|------------|----|--------------------------------|---------|
| Security Classification | Compal Secret Data | | 2011/11/02 | | Title | |
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | | LAN&CardReader Realtek RTL8411 | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | | | Rev 0.1 |
| Date: | Sunday, November 27, 2011 | Sheet | 34 | of | 57 | |

USB3.0






USB2.0 charger

USB charger footprint need change to TPS2543











| State | S0 | S3, S4, S5 |
|-------------|----------------|------------------------|
| Mode | CDP | DCP |
| Control pin | CTL1 CTL2 CTL3 | CTL1 CTL2 CTL3 ILM_SEL |
| | 1 1 X 1 | 0 0 1 1 |





| | | | | |
|-------|------|---|---|-----------------|
| KSO17 | C247 | 1 | 2 | 100P_0402_50V8J |
| KSO18 | C261 | 1 | 2 | 100P_0402_50V8J |
| KSO19 | C258 | 1 | 2 | 100P_0402_50V8J |
| KSO14 | C227 | 1 | 2 | 100P_0402_50V8J |
| KSO11 | C229 | 1 | 2 | 100P_0402_50V8J |
| KSO11 | C231 | 1 | 2 | 100P_0402_50V8J |
| KSO10 | C252 | 1 | 2 | 100P_0402_50V8J |
| KSO9 | C233 | 1 | 2 | 100P_0402_50V8J |
| KSO8 | C232 | 1 | 2 | 100P_0402_50V8J |
| KSO7 | C235 | 1 | 2 | 100P_0402_50V8J |
| KSO6 | C234 | 1 | 2 | 100P_0402_50V8J |
| KSO5 | C227 | 1 | 2 | 100P_0402_50V8J |
| KSO4 | C236 | 1 | 2 | 100P_0402_50V8J |
| KSO3 | C240 | 1 | 2 | 100P_0402_50V8J |
| KSO2 | C238 | 1 | 2 | 100P_0402_50V8J |
| KSO1 | C241 | 1 | 2 | 100P_0402_50V8J |
| KSO0 | C239 | 1 | 2 | 100P_0402_50V8J |
| KSD | C243 | 1 | 2 | 100P_0402_50V8J |
| KSB | C242 | 1 | 2 | 100P_0402_50V8J |
| KSA | C245 | 1 | 2 | 100P_0402_50V8J |
| KSA | C244 | 1 | 2 | 100P_0402_50V8J |
| KSA | C246 | 1 | 2 | 100P_0402_50V8J |
| KSA | C248 | 1 | 2 | 100P_0402_50V8J |
| KST | C249 | 1 | 2 | 100P_0402_50V8J |
| KSA | C250 | 1 | 2 | 100P_0402_50V8J |

6/27 add 33 ohm and 22p by EMI request





| | | | | |
|---|---------------------------|-----------------|-----------------------------|-------|
| Security Classification | Compal Secret Data | | Title | |
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | |
| Compal Electronics, Inc. | | | KB/TP/LED/FAN/Screw/Gsensor | |
| Size | Document Number | Rev | | |
| Chg# | LA-8041P | 0.1 | | |
| Date: | Sunday, November 27, 2011 | Sheet | 37 | of 57 |

DVDD_IO should match with HDA Bus level (optional for 3.3V signaling or 1.5V signaling)

Place AVDD, PVDD, and DVDD capacitor close to Codec




Notes:

Keep PVDD supply and speaker traces routed on the DGND plane.
Keep away from AGND and other analog signals




HP Jack Ext MIC

Internal SPKR (front stereo speaker)




| | | | | |
|---|--------------------|-----------------|---------------------------|------------------|
| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | Title |
| | | | | Audio IDT 92HD91 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | Size | Document Number | Rev |
| | | Customer | | 0.1 |
| | | Date: | Sunday, November 27, 2011 | Sheet 38 of 57 |



2011.10.28 Change Sub-woofer Amp to TPA2011D1

| | | | | | |
|---|--------------------|-----------------|------------|--|------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | |
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | Title Audio Woofer Amplifier | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size B | Rev 0.1 |
| | | | | Date: Sunday, November 27, 2011 | |




Headphone Amp




| | | | | |
|---|--------------------|-----------------|--------------------------|--|
| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | Title |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Audio SPK/HP Amplifier Size: Custom Document Number: Rev: 0.1 Date: Sunday, November 27, 2011 Sheet: 40 of 57 |

Front Class D internal Speaker Connector



11/25 change SPKR connector follw AMD




11/23 spacing concern: remove DA4/DA5, keep D60 only



| | | | | |
|---|---------------------------|-----------------|--------------------------|-------------------------|
| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | Title |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Audio SPK Conn/Jack/MIC |
| Size | Document Number | Rev | | |
| Custom | LA-8711 | 0.1 | | |
| Date: | Sunday, November 27, 2011 | Sheet | 41 | of 57 |




| | | | | | | | |
|---|---------------------------|--------------------|------------|---------------------------------|-----------------|-----|--|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | | | |
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | Title | | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | TCG/BIOS ROM/PS2/LED/SW | | | |
| | | | | Size | Document Number | Rev | |
| | | | | | LA-8711 | 0.1 | |
| Date: | Sunday, November 27, 2011 | Sheet | 42 of 57 | | | | |




+5VALW TO +5VS
7/12 SI Change to PAK type

+3VALW TO +3VALW(PCH AUX Power)
Short J1 for PCH VCCSUS3.3



6/24 U16 and U17 to Q16 change to Dule mos package

+3VALW TO +3VS



QC11 (LA-8551P Ver:0.1)

Voltage Rails

| Power Plane | Description | S1 | S3 | S5 |
|--------------|---|-----|-----|-----|
| VIN | Adapter power supply (19V) | N/A | N/A | N/A |
| BATT+ | Battery power supply (12.6V) | N/A | N/A | N/A |
| B+ | AC or battery power rail for power circuit. | N/A | N/A | N/A |
| +CPU_CORE | Core voltage for CPU | ON | OFF | OFF |
| +VGFX_CORE | Core voltage for UMA graphic | ON | OFF | OFF |
| +0.75VS | +0.75VP to +0.75VS switched power rail for DDR terminator | ON | OFF | OFF |
| +1.05VS_VCCP | +V1.05SP to +1.05VS_VCCP switched power rail for CPU | ON | OFF | OFF |
| +VCCP | +VCCP (1.05V) power for PCH | ON | OFF | OFF |
| +1.5V | +1.5VP to +1.5V power rail for DDRIII (1.35V OR 1.5V) | ON | ON | OFF |
| +1.5VS | +1.5VS switched power rail | ON | OFF | OFF |
| +1.8VS | (+5VALW) to 1.8V switched power rail to PCH | ON | OFF | OFF |
| +3VALW | +3VALW always on power rail | ON | ON | ON* |
| +3VALW_EC | +3VALW always to KBC | ON | ON | ON* |
| +LAN_IO | +3VALW to +LAN_IO power rail for LAN | ON | ON | ON* |
| +3V_PCH | +3VALW to +3V_PCH power rail for PCH (Short Jumper) | ON | ON | ON* |
| +3VS | +3VALW to +3VS power rail | ON | OFF | OFF |
| +5VALW | +5VALWP to +5VALW power rail | ON | ON | ON* |
| +5V_PCH | +5VALW to +5V_PCH power rail for PCH (Short resistor) | ON | ON | ON* |
| +5VS | +5VALW to +5VS switched power rail | ON | OFF | OFF |
| +VSB | B+ to +VSB always on power rail for sequence control | ON | ON | ON* |
| +RTCVC | RTC power | ON | ON | ON |

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

| STATE | SIGNAL | SLP_S1# | SLP_S3# | SLP_S4# | SLP_S5# | +VALW | +V | +VS | Clock |
|-----------------------|--------|---------|---------|---------|---------|-------|-----|-----|-------|
| Full ON | HIGH | HIGH | HIGH | HIGH | HIGH | ON | ON | ON | ON |
| S1 (Power On Suspend) | LOW | HIGH | HIGH | HIGH | HIGH | ON | ON | ON | LOW |
| S3 (Suspend to RAM) | LOW | LOW | HIGH | HIGH | HIGH | ON | ON | OFF | OFF |
| S4 (Suspend to Disk) | LOW | LOW | LOW | HIGH | HIGH | ON | OFF | OFF | OFF |
| S5 (Soft OFF) | LOW | LOW | LOW | LOW | LOW | ON | OFF | OFF | OFF |

EC SM Bus1 address

| Device | Address |
|---------------|-------------|
| Smart Battery | 0001 011X b |
| G-sensor | 0101001b |

PCH SM Bus address

| Device | Address |
|------------|------------|
| DDR DIMM0 | 1010 0000b |
| DDR DIMM1 | |
| Mini Card1 | |
| Mini Card2 | |
| TP module | |

EC SM Bus2 address


| Device | Address |
|---------------|------------|
| PCH (Reserve) | 1010 0110b |

SMBUS Control Table

| | SOURCE | BATT | WLAN | mSATA | TP | SODIMM | EC_SMB_CK2 | PCH_SMBCLK | G-Sensor | GPU | AMP |
|---------------------------|--------|------|------|-------|----|--------|------------|------------|----------|-----|-----|
| EC_SMB_CK1 EC_SMB_DA1 | KB930 | V | | | | | | | V | | |
| EC_SMB_CK2 EC_SMB_DA2 | KB930 | | | | | | | V | | V | |
| PCH_SMBCLK PCH_SMBDATA | PCH | | @ | | V | V | | | | | V |
| PCH_SMLCLK PCH_SMLDATA | PCH | | | | | | V | | | V | |

| CLK | DIFFERENTIAL | DESTINATION | FLEX CLOCKS | DESTINATION |
|-----|--------------|-------------------|-------------|-------------|
| | CLKOUT_PCIE0 | None | CLKOUTFLEX0 | None |
| | CLKOUT_PCIE1 | 10/100/1G LAN | CLKOUTFLEX1 | None |
| | CLKOUT_PCIE2 | None | CLKOUTFLEX2 | None |
| | CLKOUT_PCIE3 | WLAN | CLKOUTFLEX3 | None |
| | CLKOUT_PCIE4 | CARD READER | | |
| | CLKOUT_PCIE5 | USB3.0 FL1009-2Q0 | | |
| | CLKOUT_PCIE6 | None | | |
| | CLKOUT_PCIE7 | None | | |
| | CLKOUT_PEG_B | None | | |

Symbol Note :



| CLKOUT | DESTINATION |
|--------|-------------|
| PCI0 | PCH_LPBACK |
| PCI1 | PCI_LPC |
| PCI2 | None |
| PCI3 | None |
| PCI4 | None |

| SATA | DESTINATION |
|-------|---------------|
| SATA0 | m-SATA,JMINI2 |
| SATA1 | m-SATA,JMINI1 |
| SATA2 | None |
| SATA3 | None |
| SATA4 | None |
| SATA5 | None |


| Option | @ | CONN@ | USB3.0@ |
|--------|---|-------|---------|
| UMA | X | X | V |




USB Port Table

| USB 2.0 | USB 1.1 | Port | 1 External USB Port |
|---------|---------|------|---------------------|
| EHCI1 | UHCI0 | 0 | |
| | | 1 | USB/B (Right Side) |
| | | 2 | |
| | UHCI1 | 3 | |
| | | 4 | |
| | | 5 | m-SATA |
| EHCI2 | UHCI2 | 6 | |
| | | 7 | |
| | UHCI3 | 8 | Camera |
| | | 9 | Mini Card(WLAN) |
| | | 10 | |
| | | 11 | |
| | | 12 | |
| 13 | | | |

| USB 3.0 | Port | 1 External USB Port |
|---------|------|---------------------|
| | 0 | |
| | 1 | |


| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
|---|---------------------------|-----------------|--------------------------|------------|
| Issued Date | 2011/11/02 | Deciphered Date | 2011/11/02 | Title |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Notes List |
| Size | Document Number | LA-8711 | Rev | 0.1 |
| Date | Sunday, November 27, 2011 | Sheet | 44 | of 57 |





| Security Classification | | Compal Secret Data | |
|---|------------|--------------------|------------|
| Issued Date | 2011/10/03 | Deciphered Date | 2014/12/31 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | |

| Compal Electronics, Inc. | | | |
|--|---------------------------|-------|----------|
| Title PWR- DCIN / Vin Detector | | | |
| Size | Document Number | Rev | |
| Custom | LA8711P | 0.1 | |
| Date: | Sunday, November 27, 2011 | Sheet | 46 of 57 |




For KB930 --> Keep PU1 circuit
(Vth = 0.825V)

For KB9012 --> Remove PU1 circuit, but keep PR25
PH1, PR15, PQ3, PR17, PR18, PR16
VCIN0_PH-->NTC_V
VCIN1_PH-->Turbo_V


PH1 under CPU bottom side :
CPU thermal protection at 90 +3 degree C
Recovery at 56 +3 degree C

$R_{set} = 3 * R_{tmh}$
 $R_{hyst} = (R_{set} * R_{tml}) / (3 * R_{tml} - R_{set})$
 $R_{tmh} \text{ at } 90C = 7.8K, R_{tml} \text{ at } 56C = 26.1K$
 $R_{set} = 3 * 7.8K = 23.4K \implies 23.7K$
 $R_{hyst} = (23.4K * 26.1K) / (3 * 26.1K - 23.4K) = 11.12K \implies 11.3K$



| | | | | |
|---|--------------------|-----------------|--------------------------|--|
| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2011/10/03 | Deciphered Date | 2014/12/31 | Title |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | PWR- BATTERY CONN Document Number LA8711P Date: Sunday, November 27, 2011 Sheet 47 of 57 |
| Size | Customer | Rev | 0.1 | |

for reverse input protection




2011/03/18
delete VIN voltage
detecting circuit

For KB930 --> Keep PR116

| Vin Detector | | | |
|-----------------------|------|--------|------|
| | Min. | Typ | Max. |
| H-->L | | 17.33V | |
| L-->H | | 16.98V | |
| ILIM and external DPM | | | |
| 4.36A | | | |

| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | | |
|---|---------------------------|--------------------|------------|--------------------------|-----|--|
| Issued Date | 2011/10/03 | Deciphered Date | 2014/12/31 | Title | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | PWR- CHARGER | | |
| Size | Document Number | LA-8712P | | Rev | 0.1 | |
| Date: | Sunday, November 27, 2011 | Sheet | 48 | of 57 | | |




Ipeak=5A
I_{max}=3.5A
F=500K
R_{trip}=57.6K, OCP=18A
Total Capacitor 1050uF,

Ipeak=10A
I_{max}=7.5A
F=400K
R_{trip}=57.6K, OCP=18A
Total Capacitor 1050uF,

(UMA 10A,400mils ,Via NO.= 20)

(5A,200mils ,Via NO.= 10)



For KB930 --> Keep PD301, PR317, PR319

| | | | | | |
|---|------------|--------------------|------------|--------------------|---------------------------|
| Security Classification | | Compal Secret Data | | Title | |
| Issued Date | 2011/10/03 | Deciphered Date | 2014/12/31 | PWR- 3VALWP/5VALWP | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Rev |
| | | | | Customer | 0.1 |
| | | | | Date: | Sunday, November 27, 2011 |
| | | | | Sheet | 49 of 57 |


Compal Electronics, Inc.

PWR- 3VALWP/5VALWP


LA8711P

Sunday, November 27, 2011 Sheet 49 of 57


0.75Volt +/- 5%
 TDC 0.525A
 Peak Current 0.75A
 OCP Current 0.9A



| | | | | | |
|---|---------------------------|--------------------|------------|--------------------------|----|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2011/07/29 | Deciphered Date | 2012/07/29 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | PWR-1.5VP / +0.75VSP | |
| Size | Document Number | Rev | | 0.01 | |
| Custom | LA-8712P | | | | |
| Date: | Sunday, November 27, 2011 | Sheet | 51 | of | 57 |





+VCCSAP
TDC 3A
Peak Current 4A




+1.8VSP
TDC 2 A
Peak Current 3 A

| | | | | | |
|--|------------|--------------------|------------|-------------------------|----------|
| Security Classification | | Compal Secret Data | | Title | |
| Issued Date | 2009/08/23 | Deciphered Date | 2011/12/31 | PWR-VCCPP/1.8VSP | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | | |
| Date: Sunday, November 27, 2011 | | | | Sheet | 52 of 57 |

1.5VPCIEP
 TDC 2.8A
 Peak Current 4A
 OCP current 6A



| | | | | | |
|---|---------------------------|--------------------|------------|--------------------------|----|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2011/08/16 | Deciphered Date | 2012/08/15 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | +1.5VPCIE/0.935V | |
| Size | Document Number | Rev | | 0.2 | |
| | LA8711P | | | | |
| Date: | Sunday, November 27, 2011 | Sheet | 58 | of | 57 |



2-ph: PR172=20.5K Vboot=0V, Iccmax=54A
 2-ph: PR172=169K Vboot=1.1V, Iccmax=54A

2-ph: PR178=1.47K for -70A OCP


+CPU_CORE
 I_{ocp}=72A, I_{ccMAX}=53A
 Load line=1.9mohm
 DCR=1.1mohm

+VGFX_CORE
 I_{ocp}=40A, I_{ccMAX}=24A
 Load line=3.9mohm
 DCR=1.1mohm

| Security Classification | Compal Secret Data | |
|-------------------------|--------------------|-----------------|
| Issued Date | 2010/01/25 | Deciphered Date |
| | | 2009/04/28 |

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

| Compal Electronics, Inc. | | |
|--------------------------|---------------------------|----------------|
| Title | | |
| CPU_CORE/VGFX_CORE | | |
| Size | Document Number | Rev |
| Custom | QA220 | 0.3 |
| Date: | Sunday, November 27, 2011 | Sheet 55 of 57 |




Connect to input caps


Ipeak=59A
 Imax=45.7A
 F=300kHz
 Total capacitor
 1460u
 ESR=1.8m ohm

| | | |
|-------|-------|----|
| PR931 | PR932 | LL |
| 0 | 0 | X |
| 0 | 0 | V |


+CPU_CORE



+CPU_CORE




+CPU_CORE



+CPU_CORE


+VGFX_CORE

+VGFX_CORE



Below is 458544_CRV_PDDG_0.5 Table 5-8.

| | |
|---------------|--|
| Socket Bottom | 5 x 22 μ F (0805) 5 x (0805) no-stuff sites |
| Socket Top | 7 x 22 μ F (0805) 2 x (0805) no-stuff sites |



www.s-manuals.com