




DIS (14" / 15" / 17") Lay-Vine Intel Crescent Bay ULT Platform Block Diagram

01


PCB 6L STACK UP

LAYER 1 : TOP
 LAYER 2 : SGND
 LAYER 3 : IN1(High)
 LAYER 4 : IN2(Low)
 LAYER 5 : SVCC
 LAYER 6 : BOT






Processor pull-up (CPU)



Haswell ULT Processor (DDR3L)

- 12 M_A_DQ[63:0]
- 13 M_B_DQ[63:0]
- 12 M_A_DQS[7:0]
- 12 M_A_DQSP[7:0]
- 13 M_B_DQS[7:0]
- 13 M_B_DQSP[7:0]


U25C




DDR SYSTEM MEMORY A



U25D



DDR SYSTEM MEMORY B



- 12 M_A_BS#0
- 12 M_A_BS#1
- 12 M_A_BS#2
- 12 M_A_CAS#
- 12 M_A_RAS#
- 12 M_A_WE#

- 13 M_B_BS#0
- 13 M_B_BS#1
- 13 M_B_BS#2
- 13 M_B_CAS#
- 13 M_B_RAS#
- 13 M_B_WE#

AP49 SM_VREF
AR51 SMDDR_VREF_DQ0_M3
AP51 SMDDR_VREF_DQ1_M3

SM_VREF 12
SMDDR_VREF_DQ0_M3 12
SMDDR_VREF_DQ1_M3 13





20mils width

*HSW_ULT_DDR3L

PROJECT : Y11C
Quanta Computer Inc.

Size: Custom Document Number: **ULT 2/9 (DDR3 I/F)** Rev: 1A

Date: Wednesday, May 14, 2014 Sheet: 3 of 44



Processor Strapping




The CFG signals have a default value of '1' if not terminated on the board.

	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	

- +VCCIOA_OUT 2
- +VCCIO_OUT 6
- +1.35VUS 2,12,13,29,37
- +1.05V 2,7,9,10,11,31,34,38,39,40,43
- +VCC_CORE 39






PROJECT : Y11C
Quanta Computer Inc.

Size Custom Document Number 04 - ULT 3/9 (POWER-1) Rev 1A
 Date: Wednesday, May 14, 2014 Sheet 4 of 44




DC TEST AY2 AW2	AY2	DAISY_CHAIN_NTFC_AY2	DAISY_CHAIN_NTFC_A3	A3	DC TEST A3_B3	
DC TEST AY3 AW3	AY3	DAISY_CHAIN_NTFC_AY3	DAISY_CHAIN_NTFC_A4	A4	TEST A4	TP21
TEST AY60	AY60	DAISY_CHAIN_NTFC_AY60	DAISY_CHAIN_NTFC_A60	A60	TEST A60	TP26
DC TEST AY61 AW61	AY61	DAISY_CHAIN_NTFC_AY61	DAISY_CHAIN_NTFC_A61	A61	DC TEST A61 B61	
DC TEST AY62 AW62	AY62	DAISY_CHAIN_NTFC_AY62	DAISY_CHAIN_NTFC_A62	A62	TEST A62	TP27
TEST B2	B2	DAISY_CHAIN_NTFC_AY62	DAISY_CHAIN_NTFC_A62	AV1	TEST AV1	TP32
DC TEST A3 B3	B3	DAISY_CHAIN_NTFC_B2	DAISY_CHAIN_NTFC_AV1	AW1	TEST AW1	TP33
DC TEST A61 B61	B61	DAISY_CHAIN_NTFC_B3	DAISY_CHAIN_NTFC_AV1	AW2	DC TEST AY2 AW2	
DC TEST B62 B63	B62	DAISY_CHAIN_NTFC_B61	DAISY_CHAIN_NTFC_AW3	AW3	DC TEST AY3 AW3	
	B63	DAISY_CHAIN_NTFC_B62	DAISY_CHAIN_NTFC_AW3	AW61	DC TEST AY61 AW61	
DC TEST C1 C2	C1	DAISY_CHAIN_NTFC_B63	DAISY_CHAIN_NTFC_AW61	AW62	DC TEST AY62 AW62	
	C2	DAISY_CHAIN_NTFC_C1	DAISY_CHAIN_NTFC_AW62	AW63	TEST AW63	TP34
		DAISY_CHAIN_NTFC_C2	DAISY_CHAIN_NTFC_AW63			

	PROJECT : Y11C		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number ULT 4/9 (RSV,GND)	
Date: Wednesday, May 14, 2014		Sheet 5 of 44	



NB5	PROJECT : Y11C		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number	Sheet 6 of 44	Date: Wednesday, May 14, 2014


Lynx Point-LP Platform Controller Hub (HDA, JTAG, SATA)



PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	Circuit								
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode									
SDIO_D0/GPIO66	Top-Block Swap	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC - R575 330K 4 PCH_INVRMEN								
HDA_SDO/I2S0_TXD	Flash Descriptor Security Only for Interposer	PWROK	0 = Default (weak pull-down 20K) 1 = Can be Overriden	34 GPIO3_EC - R581 1K 4 ACZ_SDO								
GSPI0_MOSI/GPIO86	Boot BIOS Selection	PWROK	<table border="1"> <tr> <th>GNT0#</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>LPC</td> </tr> <tr> <td>0</td> <td>SPI(Default)</td> </tr> </table>	GNT0#	Boot Location	1	LPC	0	SPI(Default)			
GNT0#	Boot Location											
1	LPC											
0	SPI(Default)											
GPIO15	TLS Confidentiality	PWROK	0 = ME Crypto Transport Layer Security cipher suite with no confidentiality(Default) 1 = Intel ME Crypto TLS cipher suite with confidentiality									
DSWVRMEN	Deep Sx Well On-Die Voltage Regulator Enable	ALWAYS	Should be always pull-up	+3V_RTC - R576 330K 4 DSWVRMEN 6								
<table border="0"> <tr> <td>34 PCH_SPH_CS0# R</td> <td>PCH_SPH_CS0# R</td> </tr> <tr> <td>34 PCH_SPH_CLK R</td> <td>PCH_SPH_CLK R</td> </tr> <tr> <td>34 PCH_SPH_SI R</td> <td>PCH_SPH_SI R</td> </tr> <tr> <td>34 PCH_SPH_SO R</td> <td>PCH_SPH_SO R</td> </tr> </table>					34 PCH_SPH_CS0# R	PCH_SPH_CS0# R	34 PCH_SPH_CLK R	PCH_SPH_CLK R	34 PCH_SPH_SI R	PCH_SPH_SI R	34 PCH_SPH_SO R	PCH_SPH_SO R
34 PCH_SPH_CS0# R	PCH_SPH_CS0# R											
34 PCH_SPH_CLK R	PCH_SPH_CLK R											
34 PCH_SPH_SI R	PCH_SPH_SI R											
34 PCH_SPH_SO R	PCH_SPH_SO R											

RTC Clock 32.768KHz




no stuff if use green Clock


RTC Circuitry(RTC)



HDA Bus(CLG)




GPIO Pull UP




DG recommended that SATA AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.

Vender	Size	P/N
EON	8MB	AKE3EZN0Q01 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ)
GigaDevice	8MB	AKE3EGN0Q01 (GD25B64BSIGR)
Socket		DFHS08FS023

4M SPI ROM Socket



PCH SPI ROM(CLG)





PROJECT : Y11C
Quanta Computer Inc.


Size Custom	Document Number ULT 6/9(SATA/HDA)	Rev 1A
Date: Tuesday, May 27, 2014	Sheet 7 of	44

Lynx Point-LP Platform Controller Hub (HDA, JTAG, SATA)


PCI/USBOC# Pull-up(CLG)














20111130 Modify USB3.0 for HM70



SMBus/Pull-up(CLG)



CLK_REQ/Strap Pin(CLG)






PROJECT : Y11C
Quanta Computer Inc.

Size Custom Document Number **ULT 7/9 (PCIE/USB/CLK)** Rev 1A


Date: Wednesday, May 14, 2014 Sheet 8 of 44

Lynx Point-LP Platform Controller Hub (HDA,JTAG,SATA) Haswell (GPIO)

09



Model	BOARD_ID7	BOARD_ID[6:5]	Board ID [4:3]	BOARD_ID[2:1]	BOARD_ID0
Definition	Reserve (Default = 00)	00 default 01 Dual rank 10 3D camera 11 Y12E	00 Pavilion 01 Envoy 10 Pavilion Special Edition 11 Y12E	00 14" 01 15" 10 17"	0 : UMA 1 : DIS



	DIS	UMA
Stuff	Ra	Rb
NC	Rb	Ra




6,7,8,10,11,12,13,18,19,20,23,24,25,26,27,28,29,30,31,33,34,39,40,41
6,7,10,11,25,29,31,32,33,34,36,38,40,43

PROJECT : Y11C
Quanta Computer Inc.

Size Custom Document Number **ULT 8/9 (GPIO/MISC)** Rev 1A

Date: Tuesday, May 27, 2014 Sheet 9 of 44






Lynx Point-LP Platform Controller Hub (HDA, JTAG, SATA) (POWER)



6,7,8,9,11,12,13,18,19,20,23,24,25,26,27,28,29,30,31,33,34,39,40,41	+3V	8	+V1.05S_AUSB3PLL
24,25,26,29,30,31,32,33,40	+5V	7	+V1.05S_ASATA3PLL
2,4,7,9,11,31,34,38,39,40,43	+1.05V	8	+V1.05S_AXCK_LCPLL
6,7,9,11,25,29,31,32,33,34,36,38,40,43	+3VS5	7,31	+3V_RTC
13,25,29,32,36,37,38,39,40,41,42,43	+5VS5	2,4,12,13,29,37	+1.35VSUS








PROJECT : Y11C
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
ULT 9/9(Power-2)		
Date: Wednesday, May 14, 2014	Sheet 10	of 44



NB5
PROJECT : Y11C
Quanta Computer Inc.
 Size Document Number Rev
HSW XDP & APS 1A
 Date: Wednesday, May 14, 2014 Sheet 11 of 44

DIMM & Footprint 同Joshua提供








PROJECT : Y11C
Quanta Computer Inc.


Size Custom Document Number **DDR3 DIMM0-STD(4.0H)** Rev 1A

NB5 Date: Wednesday, May 14, 2014 Sheet 12 of 44


DIMM & Footprint 同Joshua提供

M_B_DQ[63:0] 3













PEX_IOVDD + PEX_IOVDDQ = 1.042A















PEX_PLL_HVDD + PEX_SVDD_3V3 = 143mA



PEX_PLLVDD = 130mA













For support GC6 2.0



PROJECT :Y05
Quanta Computer Inc.

Size Custom Document Number **N15S-GT (MEMORY/GND)** Rev 1A

Date: Wednesday, May 14, 2014 Sheet 15 of 44



	PROJECT :Y05		Rev 1A
	Quanta Computer Inc.		
	Size Custom Document Number N15S-GT (DISPLAY)	Date: Wednesday, May 14, 2014 Sheet 16 of 44	



4.99k	CS24992FB26
10k	CS31002FB26
15k	CS31502FB24
20k	CS32002FB29
24.9k	CS32492FB16
30.1k	CS33012FB18
34.8k	CS33482FB06
45.3k	CS34532FB10





Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111


Hynix should be 0x3, R440 20K 1%
 Micro Should be 0x4, R440 24.9K 1%
 Samsung Should be 0x5, R440 30.1K 1%

VRAM Configuration Table ROM_SI

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	QCI P/N	QBC	TOP B/S
0000	DDR3L 256Mx16, 64bit, 4Gb,900MHz	Micron	MT41J256M16HA-093G:E		AKD5PZSTL01	AKD5PZSTL00
0100	DDR3L 256Mx16, 64bit, 4Gb,900MHz	HYNIX	H5TC4G63AFR-11C	AKD5PGWT500	AKD5PGWTW08	AKD5PGWTW07
0011	DDR3L 256Mx16, 64bit, 4Gb,900MHz	SAMSUNG	K4W4G1646D-BC1A		AKD5PGWT501	AKD5PGWT502
0101	DDR3L 256Mx16, 64bit, 4Gb,900MHz					

GPIO ASSIGNMENTS




GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON	FB Clamp monitor
1	OUT	MEM_VDD_CTL	Memory VDD VID
2	OUT	LCD_BL_PWM	Panel Backlight PWM
3	OUT	LCD_VCC	PANEL POWER ENABLE
4	OUT	LCD_BLEN	PANEL BACKLIGHT ENABLE
5	OUT	Reserved	--
6	OUT	FB_CLAMP_TGL_REQ	Active low FB Clamp toggle request
7	OUT	3D VISION	3D VISION LEFT/RIGHT signal
8	I/O	OVERT	ACTIVE LOW THERMAL OVER TEMP
9	I/O	ALERT	ACTIVE LOW THERMAL ALERT
10	OUT	MEM_VREF_CTL	MEMMORY_VREF CONTROL
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding




PROJECT :Y05
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
N15S-GT (GPIO/STRAPS)		
Date: Wednesday, May 14, 2014	Sheet 17	of 44

HVU 256Mx16, H5TC4G63AFR-11C QBC PN : AKD5PGWTW08----TOP B/S PN : AKD5PGWTW07
MIC 256Mx16, M141J256M16HA-093G:E QBC PN : AKD5PZ5TL01----TOP B/S PN : AKD5PZ5TL00
SAM 256Mx16, K4M4G1646D-BC1A QBC PN : AKD5PGWT501----TOP B/S PN : AKD5PGWT502






162_1 Ω ohm CS11622FB07 RES CHIP 162 1/16W +-1%(0402)
 CS11622FB15 RES CHIP 162 1/16W +-1%(0402)




HYU 256Mx16, H5TC4G63AFR-11C QBC PN : AKD5PGTW08---TOP B/S PN : AKD5PGTW07
 MIC 256Mx16, MT41J256M16HA-093G:E QBC PN : AKD5PZSTL01---TOP B/S PN : AKD5PZSTL00
 SAM 256Mx16, K4W4G1646D-BC1A QBC PN : AKD5PGTW501---TOP B/S PN : AKD5PGTW502




96-BALL SDRAM DDR3
 VHAM_DDR3_HYNIX_256MX16




FOR EMI Request



	PROJECT :Y05		Date: Wednesday, 14, 2014 Sheet 20 of 44
	Quanta Computer Inc.		
Size Custom	Document Number DDR3L - RANK0	Rev 1A	

	PROJECT :Y05 Quanta Computer Inc.		
	Size Custom	Document Number N15S-GT (PCIE VF) /NVDD	Rev 2A
	Date: Wednesday, May 14, 2014		Sheet 22 of 44


RTD2136 Dual Channel only



IC底部需接GND

Use 1% Res on R2178














L8: need use CV-4709MN00 for Vendor suggestion



SWR MODE	LDO MODE
Stuff L8	Stuff R86

	PROJECT : Y11C		
	Quanta Computer Inc.		
	Size Custom	Document Number RTD2136	Rev 1A
Date: Wednesday, May 14, 2014		Sheet 23 of 44	

Audio Codec





update Pin-define On 10/20


PROJECT : Y11C
Quanta Computer Inc.

Size Custom Document Number Audio Codec Rev 1A


Date: Wednesday, May 14, 2014 Sheet 25 of 44



For Envy 15" & 17" Subwoofer




For Envy14" Subwoofer For Pavilion 15" Subwoofer(Reserve)




GAIN1	GAIN0	dB
0	0	20
0	1	26
1	0	32
1	1	36


Power Button Connector




Touch Pad Connector







KEYBOARD Con.



KEYBOARD PULL-UP



FAN






PROJECT : Y11C
Quanta Computer Inc.


Size Custom Document Number PB/TP/KB/FAN/EMI Cap Rev 1A
 NB5 Date: Wednesday, May 14, 2014 Sheet 29 of 44

HDD

SATA HDD Connector(Cable type) 15.6"






15" SATA ODD



SATA ODD CONNECTOR

14" SATA ODD

Bypass CAP close conn



High : ODD power down
Low : ODD power on


PROJECT : Y11C
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
HDMI		
Date: Wednesday, May 14, 2014	Sheet 30 of	44


DC/DC +3VS5/+5VS5

+3.3 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A


+3VSS [6,7,9,10,11,25,29,32,33,38,40,43]
 +5VSS [13,25,29,32,37,38,39,40,41,42,43]




MV Change



+5 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A




MV Change



USB Charge Support	Ra	Rb
VINE (No support)	Stuff	NA
ENVY (Support)	NA	Stuff

	PROJECT : R63 Quanta Computer Inc.		
	Size Custom	Document Number 3/5VPCU(RT8243A)	Rev 1A
	Date: Wednesday, May 14, 2014	Sheet 36 of 44	





+1.35V +/- 5%
Countinue current:6A
Peak current:8A
OCP minimum:12A

Rds(on) 14m ohm

(3mA)
 DDR VTTREF


+1.35VSUS [2,4,12,13,29]

	PROJECT : Y02			Rev 1A
	Quanta Computer Inc.			
	Size Custom	Document Number DDR3 (RT8231A)/1.8V55	Rev 1A	
Date: Wednesday, May 14, 2014		Sheet 37	of 44	






- +VIN [24,26,29,30,35,36,37,39,40,41,42,43]
- +3VSS [6,7,9,10,11,25,29,32,33,36,40,43]
- +5VSS [13,25,29,32,36,37,39,40,41,42,43]

	PROJECT : U63	
	Quanta Computer Inc.	
Size Custom	Document Number +1.1VS5 (RT8228)/2.5V	Rev 1A
Date: Wednesday, May 14, 2014		Sheet 38 of 44



PROJECT :U83
 Quanta Computer Inc.

Size Custom	Document Number CPU Core (NCP81101)ULT	Rev 1A
Date: Wednesday, May 14, 2014		Sheet 39 of 44




[6,7,8,9,10,11,12,13,14,17,18,23,24,25,26,27,28,29,30,31,33,34,39,41]	+3V
[24,25,26,29,30,31,32,33]	+5V
[24,26,29,30,35,36,37,38,39,41,42,43]	+VIN
[6,7,9,10,11,25,29,32,33,36,38,43]	+3VS5
[19,25,29,32,36,37,38,39,41,42,43]	+5VS5
[27,31]	+3VLANVCC

VGA Core

VGA TYPE	Ra Value	P/N
N15S-GX (25W)	9.53K	CS29532FB10
N15P-GT (35W)	12.4K	CS31242FB13

VGA TYPE	MOSFET
N15S-GX (25W)	1H1L
N15P-GT (35W)	2H2L

VGA TYPE	Ca, Cb
N15S-GX (25W)	No stuff
N15P-GT (35W)	Stuff






N15S-GX
 Countinue current: 31A
 Peak current: 60A
 OCP minimum 65A


N15P-GT
 Countinue current: 43A
 Peak current: 80A
 OCP minimum 85A

MV Change

	PROJECT :U83 Quanta Computer Inc.		
	Size Custom	Document Number +VGACORE (RT8813A)	Rev 1A
	Date: Wednesday, May 14, 2014	Sheet 41	of 44





	PROJECT :U83		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number 1.05V_VGA/3V_VGA	
Date: Wednesday, May 14, 2014		Sheet 43 of 44	

Battery Connector	Pavillion	ENVY
14"	DFAD08MR063	DFAD08MR064
15"	DFAD08MR065	DFAD08MR066
17"	DFFC20FR081	DFFC20FR081

USB Charge Support	PR185	PR184
Pavillion	Stuff	NA
ENVY (USB charge)	NA	Stuff

UMA	Disable Page 41 、 42 、 43 ,but keep below location
Page 41	PC161 、 PC162
Page 42	PC138 、 PC144 、 PC4 、 PC148
Page 43	PC84 、 PC102 、 PC88 、 PC97 、 PC40 、 PC33

Discrete	Location	Part Number
N15S (25W)	PR155	CS29532FB10
	PC151 、 PC160	NA
	PQ21 、 PQ23 、 PQ25 、 PQ28	NA
N15P (35W)	PR155	CS31242FB13
	PC151 、 PC160	Stuff
	PQ21 、 PQ23 、 PQ25 、 PQ28	Stuff

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Wednesday, May 14, 2014	Sheet 44 of 44

www.s-manuals.com