


SHEET TITLE

01	COVER SHEET
02	BLOCK DIAGRAM
03	BOM & PCB MODIFY HISTORY
04	L775 A
05	L775 B,D
06	L775 C
07	L775 E,F,G,H
08	BROADWATER HOST
09	BROADWATER DDR
10	BROADWATER PCI EXP 16,DMI
11	BROADWATER VGA,MISC
12	BROADWATER GND
13	BROADWATER PWR
14	DDRII CHANNEL A-SHARE 1,2
15	DDRII CHANNEL B-SHARE 1,2
16	DDRII CLOCK BUFFER / TERMINATION
17	PCI EXPRESS*16 SLOT
18	ICH7 DMI, PCI, USB
19	ICH7 IDE, GPIO, SATA, CTRL
20	ICH7 VCC, GND
21	ICS9LPRS587 CLOCK.
22	ATX,ATX 12V CONNECT,BIOS
23	PCI EXPRESS*1 SLOT 1,2,3
24	PCI SLOT 1,2,3
25	HWM/ FAN CONTROL
26	IDE/FLOPPY
27	KB_PS2

SHEET TITLE

28	FRONT PANEL
29	FRONT USB,REAL USB CONNECT
30	PROCESSOR HOT
31	ALC888
32	REAR AUDIO JACK
33	FRONT AUDIO CONNECTOR
34	RTL8111B
35	ITE 8718
36	COM LPT
37	VCORE PWM ISL6334
38	DISCRETE POWER
39	GPIO DEFINE
40	GPIO DEFINE
41	
42	
43	
44	

BLOCK DIAGRAM



Model Name:GA-EP31-DS3L
Version:1.02


Circuit or PCB layout change
for next version

Component value change
history



2008

Data	Change Item	Reason
10A	9M946DS3R-00-10A --> 9MP31S3-00-10A	
10B	1. PROCHOT R379 1.54K --> 1.8K , R377 21K --> 68.1K	
2007/7/27 EBOM:10B	1.由 GA-P31-DS3 1.04電路圖修改,但VCORE是貼P31-DS3L-1.02.	
	2.clcok buffer 946AFLF	
	3.MB_ID1 8.2k 以區別clock buffer 版本	
2007/8/09 PBOM:11A	1.由 GA-P31-DS3 1.04電路圖修改,但VCORE是貼P31-DS3L-1.02.	
	2.MB_ID1 8.2k-->1K 以區別clock buffer 版本	
2007/8/21 PBOM:11B	1.LEC3,EC5,EC4,EC12,EC18,EC26 560UF-->470UF/6.3V	
	2.DEC4,DEC1,DEC2,DEC3,EC37 470UF/16V加替料	
	3.EC30,EC31 等100UF/16 加替料	
2007/12/29 EBOM:10A	1.6334,ITE8268	
	2.8111C	
2008/01/17 EBOM:10B	1.8111B,ADD DR182,DR183,DR184,DR185,DR186,DQ31,Q395,R2364	
	2.R216 49.9-->680/4	
2008/01/17 EBOM:10C	1.BIOS size 8M-->4M; r2338 1k-->8.2k	
	2.修改ISL6622 pin6 線路,add DR187 ,DBC39	
	3. PCB改為1.02版	
	4.PCIEX16 A4/B4 GND PIN ADD SHORT-WIRE,ADD CPU 1600MHz SUPPORT	
2008/02/26 PBOM:10D	1. PCB改為1.02版	
	2. DEL C237,C238 FOR CPU CLOCK	


DATE	Change Item	Reason
3.3	1. 946GZ-DS3 REV2.02 --> 946-DS3 REV3.3	
	1. ADD FSB1333 CPU SUPPORT	
	2. ADD VTT_GMCH & 5VDUAL PROTECT	
	4. L3,L6 Footprint "CHOKE08U-15A_1P-1" ' "CHOKE08U-15A_1P-2"	
	5. L4,L5 Footprint "CHOKE2U-20A_SQ-1" ' "CHOKE08U-15A_1P-3"	
	6. 文字面增加 DDRII 800 , Quad Core CPU support	
備註:	946GZ無法超頻至FSB1333,但945P可超頻至FSB1333的原因	
	1. 因為946GZ要超頻至FSB1333,須同時將PCI_E CLK超頻至124MHz,造成SATA硬碟抓不到(只要PCI_E CLK超頻超過120MHz以上,SATA硬碟就會抓不到,IDE HDD則不影響)	
	2. 945P CHIPS超頻至FSB1333時,PCI_E CLK只需超頻至114MHz即可,所以不影響SATA硬碟	
	3. 就算946GZ可超頻至FSB1333,使用IDE硬碟RUN,也會不穩,只能跑到FSB1280	
2007/7/17 PCB:1.03	1. ADD CLOCK BUFFER	
	2.由 GA-P31-DS3 1.04修改,但VCORE是貼P31-DS3L-1.02.	
2007/8/09 PCB:1.1	1.由 P31-DS3L-1.03 修改文字面成1.1 FOR PVT	
2007/12/11 PCB:1.0	1.由 P31-DS3L-1.1 修改成 GA-EP31-DS3L-1.0 FOR ENERGY SAVING	
2007/01/08 PCB:1.01	1.ADD GPIO14 / 預留PWM_FREQ / PWM2_CR	
2008/02/1 PCB:1.02	1.修改 ISL6622 PIN6線路	
	2.PCIEX16 A4/B4 GND PIN ADD SHORT-WIRE,ADD CPU 1600MHz SUPPORT	



HD/DBI : 4/14
DSTBP : 25/4/10/4/25




FOR ALL DDR CLK RATIO




CHECK BSEL0/1 ITE8712 POWER ON 時電壓是否會高於1.2V



	FSA	FSB	FSC			
?	1	0	1	100MHz		
?	1	0	0	133MHz	3/4	400/533
G31	0	1	0	200MHz	2/2.66/3.33/4	400/533/667/800
G31	0	0	0	266MHz	2/2.5/3/4	533/667/800/1066
G31	0	0	1	333MHz	2/2.4	667/800
	0	1	1	400MHz		



FORCE 400MHz CPU TO 333MHz




Trace width doesn't less than 12 Mil




Gigabyte Technology		
P4_LGA775-C		
Size B	Document Number	Rev
	EP31-DS3L	1.02
Date:	Tuesday, February 26, 2008	Sheet 6 of 40


PECI: Platform Environment Control Interface




CPU-SK/775/S/15



CPU-SK/775/S/15




CPU-SK/775/S/15



CPU-SK/775/S/15


Gigabyte Technology

Title		P4_LGA775-E,F,G,H	
Size	Document Number	EP31-DS3L	
Date:	Tuesday, February 26, 2008	Sheet	7 of 40
		Rev	1.02






CHIP LE82P31 / B0 INTEL[10HB1-038231-40R]
CPU INTERFACE


Not used for CoreTM2 Duo and Wolfdale



Gigabyte Technology			
Title GMCH-HOST			
Size B	Document Number EP31-DS3L	Rev 1.02	
Date:	Tuesday, February 26, 2008	Sheet	8 of 40




Close to MCH



DMI




CHIP LE82P31 / B0 INTEL[10HB1-038231-40R]



Gigabyte Technology




Title		
GMCH-PCI E & DMI		
Size	Document Number	Rev
Custom	EP31-DS3L	1.02
Date:	Tuesday, February 26, 2008	Sheet 10 of 40



VCC1_25V ?
VCC1_25

0.352V

BW+ICH8 不要上 (SAMPLE)
BW+ICH7 要上



Gigabyte Technology		
Title GMCH-INTERNAL VGA		
Size	Document Number	Rev
Custom	EP31-DS3L	1.02
Date:	Tuesday, February 26, 2008	Sheet 11 of 40

MCHG				
BC37	VSS_1	BW	VSS_181	AF5
BC32	VSS_2	(7/9)	VSS_182	AF3
BC28	VSS_3		VSS_183	AF2
BC24	VSS_4		VSS_184	AF1
BC10	VSS_5	GND 1/2	VSS_185	AD42
BC5	VSS_6		VSS_186	AD39
BB7	VSS_7		VSS_187	AD37
AY41	VSS_8		VSS_188	AD35
AY4	VSS_9		VSS_189	AD33
AW43	VSS_10		VSS_190	AD25
AW41	VSS_11		VSS_191	AD23
AW1	VSS_12		VSS_192	AD21
AV37	VSS_13		VSS_193	AD19
AV35	VSS_14		VSS_194	AC38
AV27	VSS_15		VSS_195	AC35
AV23	VSS_16		VSS_196	AC24
AV21	VSS_17		VSS_197	AC22
AV17	VSS_18		VSS_198	AC20
AV11	VSS_19		VSS_199	AC10
AV9	VSS_20		VSS_200	AC7
AV7	VSS_21		VSS_201	AC5
AU42	VSS_22		VSS_202	AB43
AU38	VSS_23		VSS_203	AB25
AU32	VSS_24		VSS_204	AB23
AU24	VSS_25		VSS_205	AB21
AU20	VSS_26		VSS_206	AB19
AU6	VSS_27		VSS_207	AB2
AU2	VSS_28		VSS_208	AB1
AT31	VSS_29		VSS_209	AA38
AT29	VSS_30		VSS_210	AA35
AT15	VSS_31		VSS_211	AA24
AT13	VSS_32		VSS_212	AA22
AT12	VSS_33		VSS_213	AA20
AR38	VSS_34		VSS_214	AA8
AR33	VSS_35		VSS_215	AA5
AR32	VSS_36		VSS_216	Y42
AR27	VSS_37		VSS_217	Y37
AR26	VSS_38		VSS_218	Y35
AR23	VSS_39		VSS_219	Y33
AR21	VSS_40		VSS_220	Y25
AR20	VSS_41		VSS_221	Y23
AR17	VSS_42		VSS_222	Y21
AR9	VSS_43		VSS_223	Y19
AR6	VSS_44		VSS_224	Y10
AP43	VSS_45		VSS_225	Y7
AP24	VSS_46		VSS_226	Y5
AP18	VSS_47		VSS_227	Y1
AP1	VSS_48		VSS_228	W3
AN38	VSS_49		VSS_229	V43
AN31	VSS_50		VSS_230	V39
AN29	VSS_51		VSS_231	V37
AN24	VSS_52		VSS_232	V34
AN23	VSS_53		VSS_233	V32
AN20	VSS_54		VSS_234	V11
AN15	VSS_55		VSS_235	V8
AN13	VSS_56		VSS_236	V5
AN12	VSS_57		VSS_237	V2
AN11	VSS_58		VSS_238	U38
AN4	VSS_59		VSS_239	U35
AM42	VSS_60		VSS_240	U8
AM40	VSS_61		VSS_241	U7
AM36	VSS_62		VSS_242	U5
AM33	VSS_63		VSS_243	T42
AM29	VSS_64		VSS_244	T1
AM24	VSS_65		VSS_245	R36
AM23	VSS_66		VSS_246	R33
AM20	VSS_67		VSS_247	R31
AM11	VSS_68		VSS_248	R11
AM9	VSS_69		VSS_249	R8
AM7	VSS_70		VSS_250	R5
AM4	VSS_71		VSS_251	R3
AM2	VSS_72		VSS_252	P43
AM1	VSS_73		VSS_253	P30
AL36	VSS_74		VSS_254	P21
AL33	VSS_75		VSS_255	P18
AK43	VSS_76		VSS_256	P17
AJ38	VSS_77		VSS_257	P2
AJ36	VSS_78		VSS_258	N36
AJ33	VSS_79		VSS_259	N33
AH42	VSS_80		VSS_260	N31
AG37	VSS_81		VSS_261	N27
AG34	VSS_82		VSS_262	N21
AF43	VSS_83		VSS_263	N13
AF37	VSS_84		VSS_264	N10
AF36	VSS_85		VSS_265	N7
AF10	VSS_86		VSS_266	N5
AF9	VSS_87		VSS_267	M42
AF8	VSS_88		VSS_268	M37
AF7	VSS_89		VSS_269	M35
AF6	VSS_90		VSS_270	M33




CHIP LE82P31 / B0 INTEL[10HB1-038231-40R]



MCHI				
M27	VSS_91	BW	VSS_271	BC41
M21	VSS_92	(9/9)	VSS_272	BC3
M17	VSS_93		VSS_273	BA1
M15	VSS_94	GND 2/2	VSS_274	AY40
M10	VSS_95		VSS_275	AF23
M7	VSS_96		VSS_276	AF21
M1	VSS_97		VSS_277	AF19
L33	VSS_98		VSS_278	AF24
L32	VSS_99		VSS_279	AE22
L31	VSS_100		VSS_280	AE20
L29	VSS_101		VSS_281	AE18
L21	VSS_102		VSS_282	AC18
L20	VSS_103		VSS_283	AA18
L11	VSS_104		VSS_284	W24
L7	VSS_105		VSS_285	W22
L5	VSS_106		VSS_286	W20
L3	VSS_107		VSS_287	R21
K43	VSS_108		VSS_288	E1
K26	VSS_109		VSS_289	C43
K21	VSS_110		VSS_290	C1
K18	VSS_111		VSS_291	A41
K13	VSS_112		VSS_292	A5
K12	VSS_113		VSS_293	A3
K2	VSS_114			
J38	VSS_115			
J35	VSS_116			
J32	VSS_117			
J27	VSS_118			
J21	VSS_119			
J9	VSS_120			
J7	VSS_121			
J5	VSS_122			
H31	VSS_123			
H29	VSS_124			
H21	VSS_125			
H20	VSS_126			
H17	VSS_127			
H15	VSS_128			
H13	VSS_129			
G42	VSS_130			
G38	VSS_131			
G32	VSS_132			
G21	VSS_133			
G13	VSS_134			
G12	VSS_135			
G11	VSS_136			
G9	VSS_137			
G7	VSS_138			
G1	VSS_139			
F37	VSS_140			
F35	VSS_141			
F27	VSS_142			
F21	VSS_143			
F18	VSS_144			
F3	VSS_145			
F43	VSS_146			
E32	VSS_147			
E24	VSS_148			
E21	VSS_149			
E20	VSS_150			
E15	VSS_151			
E13	VSS_152			
E11	VSS_153			
E9	VSS_154			
E3	VSS_155			
D40	VSS_156			
D31	VSS_157			
D21	VSS_158			
D17	VSS_159			
D3	VSS_160			
C26	VSS_161			
C11	VSS_162			
C6	VSS_163			
C5	VSS_164			
C4	VSS_165			
B37	VSS_166			
B32	VSS_167			
B31	VSS_168			
B26	VSS_169			
B23	VSS_170			
B22	VSS_171			
B19	VSS_172			
B14	VSS_173			
B10	VSS_174			
A39	VSS_175			
A34	VSS_176			
A26	VSS_177			
A18	VSS_178			
A12	VSS_179			
A7	VSS_180			

CHIP LE82P31 / B0 INTEL[10HB1-038231-40R]

Gigabyte Technology


Title		
GMCH-GND		
Size	Document Number	Rev
Custom	EP31-DS3L	1.02
Date:	Tuesday, February 26, 2008	Sheet 12 of 40








DDR TERMINATION CHANNEL A


DDRVTT Decouple



DDR18V Decouple




DDRVTT Decouple






DDR TERMINATION CHANNEL B


DDR18V Decouple




DDRVTT Decouple




DDR2 CLOCK BUFFER



NOTICE
FBA_LENGTH=L1+L3-LA
FBB_LENGTH=L2+L4-LB





FOR EMI



Gigabyte Technology

Title		DDRII CLOCK BUFFER/TERMINATOR	
Size Custom	Document Number	EP31-DS3L	
Date:	Tuesday, February 26, 2008	Sheet	16 of 40
		Rev	1.02




EXP A TXP[0..15] >>> EXP_A_TXP[0..15] 10
EXP A TXN[0..15] >>> EXP_A_TXN[0..15] 10

95歐姆: [15/4/8/4/15]




EXP A TXP0	C27	0.1u4/5V/16V/Z	EXP A TXP0C
EXP A TXN0	C26	0.1u4/5V/16V/Z	EXP A TXN0C
EXP A TXP1	C31	0.1u4/5V/16V/Z	EXP A TXP1C
EXP A TXN1	C32	0.1u4/5V/16V/Z	EXP A TXN1C
EXP A TXP2	C34	0.1u4/5V/16V/Z	EXP A TXP2C
EXP A TXN2	C37	0.1u4/5V/16V/Z	EXP A TXN2C
EXP A TXP3	C38	0.1u4/5V/16V/Z	EXP A TXP3C
EXP A TXN3	C39	0.1u4/5V/16V/Z	EXP A TXN3C
EXP A TXP4	C40	0.1u4/5V/16V/Z	EXP A TXP4C
EXP A TXN4	C41	0.1u4/5V/16V/Z	EXP A TXN4C
EXP A TXP5	C48	0.1u4/5V/16V/Z	EXP A TXP5C
EXP A TXN5	C47	0.1u4/5V/16V/Z	EXP A TXN5C
EXP A TXP6	C52	0.1u4/5V/16V/Z	EXP A TXP6C
EXP A TXN6	C49	0.1u4/5V/16V/Z	EXP A TXN6C
EXP A TXP7	C63	0.1u4/5V/16V/Z	EXP A TXP7C
EXP A TXN7	C62	0.1u4/5V/16V/Z	EXP A TXN7C
EXP A TXP8	C65	0.1u4/5V/16V/Z	EXP A TXP8C
EXP A TXN8	C66	0.1u4/5V/16V/Z	EXP A TXN8C
EXP A TXP9	C67	0.1u4/5V/16V/Z	EXP A TXP9C
EXP A TXN9	C70	0.1u4/5V/16V/Z	EXP A TXN9C
EXP A TXP10	C81	0.1u4/5V/16V/Z	EXP A TXP10C
EXP A TXN10	C80	0.1u4/5V/16V/Z	EXP A TXN10C
EXP A TXP11	C84	0.1u4/5V/16V/Z	EXP A TXP11C
EXP A TXN11	C83	0.1u4/5V/16V/Z	EXP A TXN11C
EXP A TXP12	C86	0.1u4/5V/16V/Z	EXP A TXP12C
EXP A TXN12	C85	0.1u4/5V/16V/Z	EXP A TXN12C
EXP A TXP13	C92	0.1u4/5V/16V/Z	EXP A TXP13C
EXP A TXN13	C91	0.1u4/5V/16V/Z	EXP A TXN13C
EXP A TXP14	C99	0.1u4/5V/16V/Z	EXP A TXP14C
EXP A TXN14	C97	0.1u4/5V/16V/Z	EXP A TXN14C
EXP A TXP15	C106	0.1u4/5V/16V/Z	EXP A TXP15C
EXP A TXN15	C104	0.1u4/5V/16V/Z	EXP A TXN15C

FOR ICH7R POWER ON 瞬間會HIGH 到1.8V 之後0V,必須PULL DOWN 1K/6





H/W
RESET




Close to ICH
as short as possible



90歐姆: [15/4.5/7.5/4.5/15]




95歐姆: [15/4/8/4/15]









10HB1-032801-M1 REV:NON




	GNT4#	GNT5#
SPI=	1	0
PCI=	0	1
LPC=	1	1



SB_HEATSIN[12SP2-030010-B1R_12SP2-030010-B2R_12SP2-030010-B3R_12SP2-030010-B4R]

ATX POWER CONNECTOR







Intel Confidential

Title		
PCI E SLOT 1, 2, 3		
Size B	Document Number	Rev
	EP31-DS3L	1.02
Date	Tuesday, February 26, 2008	Sheet 23 of 40


TEMP. SENSE



VOLTAGE SENSE



DUAL POWER




CPU/SYS FAN


If use PBSS5240 lpcs : (non airflow)		If use PBSS5240 lpcs : (with airflow)	
CPUFAN_VCC=12V:	Temp=40 deg	CPUFAN_VCC=12V:	Temp=33 deg
CPUFAN_VCC=11V:	Temp=82 deg	CPUFAN_VCC=11V:	Temp=62 deg
CPUFAN_VCC=10V:	Temp=70 deg	CPUFAN_VCC=10V:	Temp=86 deg
CPUFAN_VCC= 9V:	Temp=110 deg	CPUFAN_VCC= 9V:	Temp=117 deg
CPUFAN_VCC= 8V:	Temp>200 deg	CPUFAN_VCC= 8V:	Temp>122 deg

+12V不需預留330uF電容
 ThermalTake FAN Power Consumption: 0.82A
 Intel FAN Power Consumption Spec: 1.1A


TO252 & SOT23
 Co-Layout




PWR_FAN



SYS_FAN1







REV: 1.0




SYS_FAN

GIGABYTE		
Title HWM/FAN/CI		
Size Custom	Document Number EP31-DS3L	Rev 1.02
Date: Tuesday, February 26, 2008	Sheet 25	of 40








Default 不上,由IT8712 OUTPUT,REV0.2 驗證






PRIMARY IDE CONNECTOR

Intel Confidential			
Title IDE / FLOPPY			
Size B	Document Number	EP31-DS3L	
		Rev	1.02
Date:	Tuesday, February 26, 2008	Sheet	26 of 40




INTEL FRONT PANEL

3 PIN POWER LED
LAYOUT PLACE CLOSE
TO F_PANEL



BUZZER




Intel Confidential






Title		FRONT PANEL	
Size	Document Number	EP31-DS3L	
Custom		Rev	1.02
Date:	Tuesday, February 26, 2008	Sheet	28 of 40

FRONT USB

90 欧姆: [15/4.5/7.5/4.5/15]





90 欧姆: [15/4.5/7.5/4.5/15]



Intel Confidential

Title			FRONT USB CONNECTOR		
Size	Document Number	EP31-DS3L			Rev
B					1.02
Date:	Tuesday, February 26, 2008	Sheet	29	of	40

asserted at 131 degree
deasserted at 116 degree



Intel Confidential


Title			PROCHOT		
Size	Document Number		EP31-DS3L		Rev
B					1.02
Date:	Tuesday, February 26, 2008		Sheet	30	of 40

AUDIO ALL SIGNAL 50dB: [4/10]







32 CEN ←
 32 LFE ←
 32 S_SURR_L ←
 32 S_SURR_R ←
 32 SPDIF ←

For ALC883: CBC50=470p/6/NPO/50V/J
 For ALC880: CBC50=10/6


CR20 470p/6/NPO/50V/J




Can Support Amp Out




LINE OUT FRONT OUT



LINE-IN



CEN/LFE




EMI



Intel Confidential		
AUDIO JACK		
EP31-DS3L		
Size Custom	Document Number	Rev 1.02
Date: Tuesday, February 26, 2008	Sheet 32	of 40



Azalia Port F
Azalia Port E



Intel Confidential

Title			FRONT AUDIO CONNECTOR		
Size	Document Number	Rev			
Custom	EP31-DS3L	1.02			
Date:	Tuesday, February 26, 2008	Sheet	33	of 40	

PCIE-1G LAN



Power domain chart


	RTL8111B / RTL8101E	RTL8111C
AVDD33	3.3V	3.3V
AVDD18	1.8V	1.2V
EVDD18	1.8V	1.2V
DVDD15	1.5V	1.2V

100歐姆: [20/5/7/5/20]





50歐姆: [18/4/10/4/18]

USB LAN CONNECTOR

LAN 100歐姆: [30/4/8/4/30] FOR B 製程



90歐姆: [15/4.5/7.5/4.5/15]




Gigabyte Technology

Title: REALTEK RTL8111B/C

Size Custom Document Number: EP31-DS3L Rev 1.02

Date: Tuesday, February 26, 2008 Sheet 34 of 40



1.2V or 3.3V tolerance select.
 1.2V OUTPUT 接 VTT_GMCH
 3.3V OUTPUT 接 3.3V
 LPCPD# = VIDVCC

SOUT2	1	VID pins threshold voltage select: Vih / Vil : 2.0 / 0.8V
SOUT2	0	VID pins threshold voltage select: Vih / Vil : 0.8 / 0.4V
DTR2-	1	Open Drain pin: Driving 軟體
DTR2-	0	Push-pull Pin: Driving 軟體
RTS2-	1	CPU FAN 100%
RTS2-	0	CPU FAN 50%



1.2V or 3.3V tolerance select.
 1.2V OUTPUT 接 VTT_GMCH
 3.3V OUTPUT 接 3.3V
 LPCPD# = VIDVCC

VCC3 接 R1946 0.6/SHT/X VIDVCC
 VTT_GMCH 接 R1947 0.4/X
 VTT_GMCH/VCC3/VIDVCC 請走20~30


如果BSEL0/1 直接拉TO N/B, R264/R265 不上








Case Open Circuits






JP7 : LOW DUAL BIOS DISABLE
 HIGH DUAL BIOS ENABLE





PLACE NEAR VGA_COM CONNECTOR





MOSFET SOLDER SIDE
請加 ICT TEMP.

25 FB

CLOSE CHOKE

VCORE TO CPU

25 IOUT

BATS4V/SOT23/200mA/100K1-320054-12R_100K1-320054-13R

19 GPH02
19 GPH03

DC25
1u4xSR6.3V/K

DC26
1u4xSR6.3V/K

DC27
1u4xSR6.3V/K

DC28
1u4xSR6.3V/K

DC29
1u4xSR6.3V/K

DC30
1u4xSR6.3V/K

DC31
1u4xSR6.3V/K

DC32
1u4xSR6.3V/K

BOTTOM PAD CONNECT TO GND THROUGH 10 VIA

$Z = 0.5uH(D1) / DC = 1m\Omega / C = 0.1uF(DBC24) = 17\Omega$
 $Z = 1.5uH(DC) / DC = 0.5uA, 0.5m = 800\Omega, 1.5 \times 800\Omega = 1.2K\Omega$
 因為 ISL6327 OCP Threshold 是 85uA
 所以一般我們將 ISEN 設定為 50uA, 代入公式可得到 Risen / 假設: $IL = 125A$
 $DCR = 1.05m\Omega, I_{SEN} = 50uA, R_{ISEN} = (212A * 1.05m\Omega) / (85uA * 4Phase) = 654\Omega(DR143)$, 那代表 $IL = 212A$ 假設 OCP
 $VDROOP = I_{avg} * R_{FB}$, 假設 $= 125A * 1m\Omega = 125mV, I_{avg} = 50uA$, 可得到 $= 125mV / 50uA = 2.5K\Omega(DR99)$

VDROOP = Iavg * RFB, 假設 = 125A * 1mΩ = 125mV, Iavg = 50uA, 可得到 = 125mV / 50uA = 2.5KΩ (DR99)

所以一般我們將 ISEN 設定為 50uA, 代入公式可得到 Risen / 假設: IL = 125A

DCR = 1.05mΩ, ISEN = 50uA, RISEN = (212A * 1.05mΩ) / (85uA * 4Phase) = 654Ω (DR143), 那代表 IL = 212A 假設 OCP

因為 ISL6327 OCP Threshold 是 85uA

所以一般我們將 ISEN 設定為 50uA, 代入公式可得到 Risen / 假設: IL = 125A

DCR = 1.05mΩ, ISEN = 50uA, RISEN = (212A * 1.05mΩ) / (85uA * 4Phase) = 654Ω (DR143), 那代表 IL = 212A 假設 OCP

因為 ISL6327 OCP Threshold 是 85uA

所以一般我們將 ISEN 設定為 50uA, 代入公式可得到 Risen / 假設: IL = 125A

DCR = 1.05mΩ, ISEN = 50uA, RISEN = (212A * 1.05mΩ) / (85uA * 4Phase) = 654Ω (DR143), 那代表 IL = 212A 假設 OCP

因為 ISL6327 OCP Threshold 是 85uA

所以一般我們將 ISEN 設定為 50uA, 代入公式可得到 Risen / 假設: IL = 125A

DCR = 1.05mΩ, ISEN = 50uA, RISEN = (212A * 1.05mΩ) / (85uA * 4Phase) = 654Ω (DR143), 那代表 IL = 212A 假設 OCP

因為 ISL6327 OCP Threshold 是 85uA

所以一般我們將 ISEN 設定為 50uA, 代入公式可得到 Risen / 假設: IL = 125A

DCR = 1.05mΩ, ISEN = 50uA, RISEN = (212A * 1.05mΩ) / (85uA * 4Phase) = 654Ω (DR143), 那代表 IL = 212A 假設 OCP

因為 ISL6327 OCP Threshold 是 85uA

所以一般我們將 ISEN 設定為 50uA, 代入公式可得到 Risen / 假設: IL = 125A

DCR = 1.05mΩ, ISEN = 50uA, RISEN = (212A * 1.05mΩ) / (85uA * 4Phase) = 654Ω (DR143), 那代表 IL = 212A 假設 OCP

因為 ISL6327 OCP Threshold 是 85uA

所以一般我們將 ISEN 設定為 50uA, 代入公式可得到 Risen / 假設: IL = 125A

DCR = 1.05mΩ, ISEN = 50uA, RISEN = (212A * 1.05mΩ) / (85uA * 4Phase) = 654Ω (DR143), 那代表 IL = 212A 假設 OCP

因為 ISL6327 OCP Threshold 是 85uA

所以一般我們將 ISEN 設定為 50uA, 代入公式可得到 Risen / 假設: IL = 125A

DCR = 1.05mΩ, ISEN = 50uA, RISEN = (212A * 1.05mΩ) / (85uA * 4Phase) = 654Ω (DR143), 那代表 IL = 212A 假設 OCP

因為 ISL6327 OCP Threshold 是 85uA

所以一般我們將 ISEN 設定為 50uA, 代入公式可得到 Risen / 假設: IL = 125A

DCR = 1.05mΩ, ISEN = 50uA, RISEN = (212A * 1.05mΩ) / (85uA * 4Phase) = 654Ω (DR143), 那代表 IL = 212A 假設 OCP

因為 ISL6327 OCP Threshold 是 85uA

請加 ICT TEMP.

ALL MOSFET = 1.05m OHM

ISL6122ACB2-T508

ISL6122ACB2-T508

ISL6122ACB2-T508

ISL6122ACB2-T508

ISL6122ACB2-T508

ISL6122ACB2-T508

ISL6122ACB2-T508

ISL6122ACB2-T508

ISL6122ACB2-T508

ISL6122ACB2-T508

ISL6122ACB2-T508

ISL6122ACB2-T508

ISL6122ACB2-T508

是否對稱

100K/1UF 要上


3V3DUAL

3V3DUAL

3V3DUAL

3V3DUAL

3V3DUAL



DL2 (Top side)

ISEN2 trace 10mil

PH2 trace 10mil

DSR1 (Bottom side)

CH_VMPWRGD 19

100K/1UF 要上

3V3DUAL

3V3DUAL

3V3DUAL

3V3DUAL

3V3DUAL

PWM PHASE CONTROL


	ITE8268 GPIO2	ITE8268 GPIO1	ITE8268 GPIO0
1 PHASE	L	L	L
2 PHASE	X	L	L
3 PHASE	X	X	L
4 PHASE	X	X	X

Gigabyte Technology

File: VRD 10.1/11 ISL6334

Doc: Document Number: EP31-DS3L


Date: Tuesday, February 26, 2008 Sheet: 37 of 45



MEMORY VOLTAGE



	GP22	GO23	GP21
1.8V	X	X	X
1.9V	L	X	X
2.0V	X	L	X
2.1V	L	L	X
2.2V	X	X	L
2.3V	L	X	L
2.4V	X	L	L
2.5V	L	L	L

$0.8 = 1.55 * (1/1+X), X=600$




GMCH

	1 25V OV1	1 25V OV2
1.25V	X	X
1.35V	L	X
1.45V	X	L
1.55V	L	L




ICH

	1_5V OV1	1_5V OV2
1.5V	X	X
1.6V	L	X
1.7V	X	L
1.8V	L	L




FSB

	VTT GMCH OV1	VTT GMCH OV2
1.2V	X	X
1.3V	L	X
1.4V	X	L
1.5V	L	L




CLOSE北橋

	VTT GMCH OV1	VTT GMCH OV2
1.2V	X	X
1.3V	L	X
1.4V	X	L
1.5V	L	L



CLOSE N/B CHIPSET

	VTT GMCH OV1	VTT GMCH OV2
1.2V	X	X
1.3V	L	X
1.4V	X	L
1.5V	L	L



POWER ISSUE

	VTT GMCH OV1	VTT GMCH OV2
1.2V	X	X
1.3V	L	X
1.4V	X	L
1.5V	L	L

INTEL ICH7 GPIO Implementation

紅字表示CPI/O 同PIN

GPIO PIN

Pin Name	Pin Type	Power Well			GPIO Application
GPIO[0]	I/O	VCC3	GPI/BM_BUSY#	(NA)	(NA)
GPIO[1]	I/O	VCC	-REQ[5]	(P.U VCC)	-REQ[5]
GPIO[5:2]	I/OD	VCC	-PIRQ[H:E]	(P.U VCC)	-PIRQ[H:E]
GPIO[6]	I/O	VCC3	GPI	(NA)	M_ID0 FOR MEDIA
GPIO[7]	I/O	VCC3	GPI	(NA)	DUALBIOS_INPUT
GPIO[8]	I/O	3VDUAL	GPI	(P.U 3VDUAL)	-SKTOCC
GPIO[9]	I/O	3VDUAL	GPI	(NA)	P66DET
GPIO[10]	I/O	3VDUAL	GPI	(NA)	M_ID1 FOR MB_ID
GPIO[11]	I/O	3VDUAL	-SMBALERT	(P.U 3VDUAL)	-SMBALRT
GPIO[12]	I/O	3VDUAL	GPI	(NA)	M_ID2 FOR MB_ID
GPIO[13]	I/O	3VDUAL	GPI	(P.U 3VDUAL)	-LPCPME
GPIO[14]	I/O	3VDUAL	GPI	(NA)	M_ID3 FOR MB_ID
GPIO[15]	I/O	3VDUAL	GPI	(NA)	-ACZ_DET
GPIO[16]	I/O	VCC3	GPO	P.D 20K(INT.)	HW RESET
GPIO[17]	I/O	VCC3	GPO/-GNT[5]	(NA)	GPO/-GNT[5]
GPIO[18]	I/O	VCC3	GPO/toggle	(NA)	(NA)
GPIO[19]	I/O	VCC3	SATA1GP	(P.U VCC3)	SATA1GP
GPIO[20]	I/O	VCC3	GPO	(P.U VCC3)	TBL-
GPIO[21]	I/O	VCC3	SATA0GP	(P.U VCC3)	SATA0GP
GPIO[22]	I/O	VCC3	-REQ[4]	(P.U VCC)	-REQ[4]
GPIO[23]	I/O	VCC3	LDRQ1#	(NA)	(NA)
GPIO[24]	I/O	3VDUAL	GPO/reset not cleared	(NA)	(NA)
GPIO[25]	I/O	3VDUAL	GPO	(NA)	PWD_LED
GPIO[26]	I/O	3VDUAL	EL_RSVD	(P.D)	-SPI_WP
GPIO[27]	I/O	3VDUAL	EL_STATE0	(NA)	(NA)
GPIO[28]	I/O	3VDUAL	EL_STATE1	(NA)	(NA)
GPIO[29]	I/O	3VDUAL	OC5#	(P.U VCC 分屬)	OC5#
GPIO[30]	I/O	3VDUAL	OC6#	(P.U VCC 分屬)	OC6#
GPIO[31]	I/O	3VDUAL	OC7#	(P.U VCC 分屬)	OC7#
GPIO[32]	I/O	VCC3	GPO	(NA)	DUAL_BIOS
GPIO[33]	I/O	VCC3	GPO	(NA)	DUAL_BIOS
GPIO[34]	I/O	VCC3	GPO	(P.U VCC3)	FWP-
GPIO[35]	I/O	VCC3	SATACLKREQ#	(NA)	(NA)
GPIO[36]	I	VCC3	SATA2GP	(P.U VCC3)	SATA2GP
GPIO[37]	I	VCC3	SATA3GP	(P.U VCC3)	SATA3GP

GPO PIN

Pin Name	Pin Number	Power Well	Pin Type		GPIO Application
GPIO[38]	I/O	VCC3	GPI	(NA)	(NA)
GPIO[39]	I/O	VCC3	GPI	(NA)	(NA)
GPIO[40:47]			NOT IMPLEMENTED		NOT IMPLEMENTED
GPIO[48]	I/O	VCC3	-GNT[4]	(NA)	-GNT[4]
GPIO[49]	I/O	VTT_GMCH	CPUPWRGD	(P.U VTT_OL)	CPUPWROK
PC11	PCLK0	-PCIRST	-REQ0/-GNT0	-PIROE	A_D16
PC12	PCLK1	-PCIRST	-REQ1/-GNT1	-PIROD	A_D17
PC13	PCLK2	-PCIRST	-REQ2/-GNT2	-PIROC	A_D18
1394b	1394CLK	-PFMRST2	-REQ3/-GNT3	-PIROH	A_D23
IT8212	RAIDCLK	-PFMRST2	-REQ4/-GNT4	-PIROG	A_D22

GIGABYTE

Title			
GPIO TABLE			
Size	Document Number	Rev	
Custom	EP31-DS3L	1.02	
Date:	Tuesday, February 26, 2008	Sheet	39 of 40

ICH7 GPIO Table:

NAME	PWR LANE	USAGE	NAME	PWR LANE	USAGE
GPI0	V5REF	M/B ID (-REQ6)	GPI41	VCC3	M/B ID
GPI1	V5REF	-REQ5	GPO48	VCC3	-GNT4
GPI2	V5REF	-PIRQE	GPO49	V-CPUIO	CPUPWOK
GPI3	V5REF	-PIRQF			
GPI4	V5REF	-PIRQG			
GPI5	V5REF	-PIRQH			
GPI6	VCC3	-SLP_BTN			
GPI7	VCC3	DUAL BIOS			
GPI8	3VDAUL	-LANWAKE			
GPI9	3VDAUL	-USBOC4			
GPI10	3VDAUL	-USBOC5			
GPI11	3VDAUL	-SMBALT			
GPI12	VCC3	ATX_DET			
GPI13	3VDAUL	-LPCPME			
GPI14	3VDAUL	-USBOC6			
GPI15	3VDAUL	-USBOC7			
GPO16	VCC3	CPU OV1 (-GNT6)			
GPO17	VCC3	-GNT5			
GPO18	VCC3	CPU OV2			
GPO19	VCC3	DUAL BIOS			
GPO20	VCC3	BIOS T-BLOCK			
GPO21	VCC3	DUAL BIOS			
GPO23	VCC3	DDR OV0			
GPIO24	3VDAUL	GREEN LED			
GPIO25	3VDAUL	DDR OV1			
GPI26	VCC3	SATA_GP0			
GPIO27	3VDAUL	+PWRLED			
GPIO28	3VDAUL	-PWRLED			
GPI29	VCC3	SATA GP1			
GPI30	VCC3	SATA GP2			
GPI31	VCC3	SATA GP3			
GPIO32	VCC3	BIOS WP			
GPIO33	VCC3	AZALIA DET			
GPIO34	VCC3	PWRLED			
GPI40	V5REF	-REQ4			

PWROK/RESET Table:

ITE8712BHX PIN	NET NAME	TARGET
PIN62/-PCIRST1	-PCIE_RST	1. PCI-E * 1 Slot1 2. PCI-E * 1 Slot2 3. PCI-E * 1 Slot3 4. PCI-E * 16 Slot
PIN64/-PCIRST2	-PFMRST2	1. Onboard PCI Lan 2. Onboard 1394 Chip 3. OnBoard FWH
PIN65/-PCIRST3	-PFMRST1	1. Onboard PCI-E Lan 2. Onboard SATA Chip 3. GMCH
PIN115/-PCIRST4	-PFMRST_ -IDERST	Reserved For IDE
PIN63/PWROK1	PWROK1	1. GMCH 2. ICH6 3. 5VDUAL SWITCH 4. DPS CONTROL
PIN109/PWROK2	-THERM	1. ICH6

GIGABYTE THCNOLOGIES , INC.

Title			GPIO/RESET TABLE		
Size	Document Number	EP31-DS3L			Rev
Custom					1.02
Date:	Tuesday, February 26, 2008	Sheet	40	of	40