


SJV50-TR Block Diagram



Project code: 91.4FM01.001
PCB P/N : 48.4FM01.011
REVISION : 09228-1
USB BD : 08652-1M
PWR BD : 08653-1

PCB Layer Stackup

L1: Signal 1
L2: VCC
L3: Inner Signal 2
L4: Inner Signal 3
L5: GND
L6: Signal 4

CPU V_CORE

INPUT	OUTPUT
DCBATOUT	VCC_CORE_S0

SYSTEM DC/DC

INPUT	OUTPUT
DCBATOUT	ID1V_S0 ID2V_S0 ID8V_S3

SYSTEM DC/DC

INPUT	OUTPUT
DCBATOUT	5V_S5 3D3V_S5

SYSTEM LDO

INPUT	OUTPUT
1D8V_S3	0D9V_S3

SYSTEM LDO

INPUT	OUTPUT
3D3V_S5 3D3V_S0 3D3V_S0	ID2V_S5 2D5V_S0 ID5V_S0

SYSTEM LDO

INPUT	OUTPUT
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5

Battery Charger

INPUTS	OUTPUTS
AD+ BAT+	DCBATOUT

<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

File: BLOCK DIAGRAM

Size: A3	Document Number: SJV50-TR	Rev: -1
Date: Monday, June 29, 2009	Sheet: 1	of 59

PCIE


PCIE0	LAN
PCIE1	MINICARD1
PCIE2	MINICARD2
PCIE3	







USB	
Pair	Device
11	CardReader
10	CCD
9	Mini Card2
8	USB4
7	USB1
6	USB2
5	BlueTooth
4	NC
3	NC
2	NC
1	Mini Card1
0	USB3

→ OCP2#
→ OCP1#

→ OCP0#






<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
USB&PCIE ROUTING	
Size A3	Document Number SJV50-TR
Date: Monday, June 29, 2009	Sheet 2 of 59



SEL_SATA	REF1	1	100 MHz non-spreading differential SRC clock
	REF1	0*	100 MHz spreading differential SRC clock
SEL_HTT66	REF0	0*	66 MHz 3.3V single ended HTT clock
	REF2	1*	27 MHz 3.3V single ended enable
	REF2	0	100 MHz spreading differential SRC clock

* default
CPU_CLK (200MHz)



Due to PLL issue on current clock chip, the SBlink clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

* RS780 can be used as clock buffer to output two PCIe reference clocks
By default, chip will configured as input mode, BIOS can program it to output mode.

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator ICS9LPRS480BKFLT**

Size: Document Number **SJV50-TR** Rev: **-1**

Date: Monday, June 29, 2009 Sheet 3 of 59



Placement note:
10ux1,4.7ux1,0.22ux1,180px1 for each group



State	Specification	Notes	2M200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
S0.C0.P0	Startup P-state		S0.C0.P7
	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P1	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
	CPU COF	1	1800 MHz
	TDP	3	TBD
S0.C0.P2	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
S0.C0.P4	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
S0.C0.P5	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
S0.C0.P6	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	500 MHz
	TDP	3	TBD
S0.C0.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD

SKT-CPU638P-GP-U2
62.10055.111
SKT-BGA638H176

Placement note:
4.7ux2,0.22ux1,180px1 for each group
 Place near to CPU



16 MEM_MA_ODT0	U21	MEM_MA_ODT0	W26	MEM_MB_ODT0	17
16 MEM_MA_ODT1	U21	MEM_MA_ODT1	W23	MEM_MB_ODT1	17
16 MEM_MA_CS#0	U19	MEM_MA_CS#0	W26	MEM_MB_CS#0	17
16 MEM_MA_CS#1	U20	MEM_MA_CS#1	W25	MEM_MB_CS#1	17
16 MEM_MA_CKE0	J22	MEM_MA_CKE0	J25	MEM_MB_CKE0	17
16 MEM_MA_CKE1	J20	MEM_MA_CKE1	H26	MEM_MB_CKE1	17
16 MEM_MA_CLK0_P	N20	MEM_MA_CLK0_P	R22	MEM_MB_CLK0_P	17
16 MEM_MA_CLK0_N	E16	MEM_MA_CLK0_N	A17	MEM_MB_CLK0_N	17
16 MEM_MA_CLK1_P	F16	MEM_MA_CLK1_P	A18	MEM_MB_CLK1_P	17
16 MEM_MA_CLK1_N	Y16	MEM_MA_CLK1_N	AE18	MEM_MB_CLK1_N	17
16 MEM_MA_ADD0	N21	MEM_MA_ADD0	P24	MEM_MB_ADD0	17
16 MEM_MA_ADD1	M20	MEM_MA_ADD1	N24	MEM_MB_ADD1	17
16 MEM_MA_ADD2	N22	MEM_MA_ADD2	P26	MEM_MB_ADD2	17
16 MEM_MA_ADD3	M19	MEM_MA_ADD3	N23	MEM_MB_ADD3	17
16 MEM_MA_ADD4	L20	MEM_MA_ADD4	L23	MEM_MB_ADD4	17
16 MEM_MA_ADD5	M24	MEM_MA_ADD5	N25	MEM_MB_ADD5	17
16 MEM_MA_ADD6	L21	MEM_MA_ADD6	L24	MEM_MB_ADD6	17
16 MEM_MA_ADD7	L19	MEM_MA_ADD7	M26	MEM_MB_ADD7	17
16 MEM_MA_ADD8	K22	MEM_MA_ADD8	K26	MEM_MB_ADD8	17
16 MEM_MA_ADD9	R21	MEM_MA_ADD9	T26	MEM_MB_ADD9	17
16 MEM_MA_ADD10	L22	MEM_MA_ADD10	L26	MEM_MB_ADD10	17
16 MEM_MA_ADD11	K20	MEM_MA_ADD11	L25	MEM_MB_ADD11	17
16 MEM_MA_ADD12	V24	MEM_MA_ADD12	W24	MEM_MB_ADD12	17
16 MEM_MA_ADD13	K24	MEM_MA_ADD13	J23	MEM_MB_ADD13	17
16 MEM_MA_ADD14	K19	MEM_MA_ADD14	J24	MEM_MB_ADD14	17
16 MEM_MA_ADD15	R20	MEM_MA_ADD15	R24	MEM_MB_ADD15	17
16 MEM_MA_BANK0	R23	MEM_MA_BANK0	U26	MEM_MB_BANK0	17
16 MEM_MA_BANK1	J21	MEM_MA_BANK1	J26	MEM_MB_BANK1	17
16 MEM_MA_BANK2	MA_BANK2	MEM_MA_BANK2	MA_BANK2	MEM_MB_BANK2	17
16 MEM_MA_RAS#	R19	MEM_MA_RAS#	U25	MEM_MB_RAS#	17
16 MEM_MA_CAS#	T22	MEM_MA_CAS#	U24	MEM_MB_CAS#	17
16 MEM_MA_WE#	T24	MEM_MA_WE#	U23	MEM_MB_WE#	17


SKT-CPU638P-GP-U2
 62.10055.111

16 MEM_MA_DATA0	G12	MEM_MA_DATA0	C11	MEM_MB_DATA0	17
16 MEM_MA_DATA1	F12	MEM_MA_DATA1	A11	MEM_MB_DATA1	17
16 MEM_MA_DATA2	H14	MEM_MA_DATA2	A14	MEM_MB_DATA2	17
16 MEM_MA_DATA3	G14	MEM_MA_DATA3	B14	MEM_MB_DATA3	17
16 MEM_MA_DATA4	H11	MEM_MA_DATA4	G11	MEM_MB_DATA4	17
16 MEM_MA_DATA5	H12	MEM_MA_DATA5	E11	MEM_MB_DATA5	17
16 MEM_MA_DATA6	C13	MEM_MA_DATA6	D12	MEM_MB_DATA6	17
16 MEM_MA_DATA7	E13	MEM_MA_DATA7	A13	MEM_MB_DATA7	17
16 MEM_MA_DATA8	H15	MEM_MA_DATA8	A15	MEM_MB_DATA8	17
16 MEM_MA_DATA9	E15	MEM_MA_DATA9	A16	MEM_MB_DATA9	17
16 MEM_MA_DATA10	E17	MEM_MA_DATA10	A19	MEM_MB_DATA10	17
16 MEM_MA_DATA11	H17	MEM_MA_DATA11	A20	MEM_MB_DATA11	17
16 MEM_MA_DATA12	F14	MEM_MA_DATA12	C14	MEM_MB_DATA12	17
16 MEM_MA_DATA13	C17	MEM_MA_DATA13	D14	MEM_MB_DATA13	17
16 MEM_MA_DATA14	G17	MEM_MA_DATA14	C18	MEM_MB_DATA14	17
16 MEM_MA_DATA15	G17	MEM_MA_DATA15	D18	MEM_MB_DATA15	17
16 MEM_MA_DATA16	G18	MEM_MA_DATA16	D20	MEM_MB_DATA16	17
16 MEM_MA_DATA17	C19	MEM_MA_DATA17	A21	MEM_MB_DATA17	17
16 MEM_MA_DATA18	D22	MEM_MA_DATA18	D22	MEM_MB_DATA18	17
16 MEM_MA_DATA19	E20	MEM_MA_DATA19	C25	MEM_MB_DATA19	17
16 MEM_MA_DATA20	E18	MEM_MA_DATA20	B20	MEM_MB_DATA20	17
16 MEM_MA_DATA21	F18	MEM_MA_DATA21	C20	MEM_MB_DATA21	17
16 MEM_MA_DATA22	B22	MEM_MA_DATA22	B24	MEM_MB_DATA22	17
16 MEM_MA_DATA23	C23	MEM_MA_DATA23	C24	MEM_MB_DATA23	17
16 MEM_MA_DATA24	F22	MEM_MA_DATA24	E24	MEM_MB_DATA24	17
16 MEM_MA_DATA25	H24	MEM_MA_DATA25	G25	MEM_MB_DATA25	17
16 MEM_MA_DATA26	H24	MEM_MA_DATA26	G26	MEM_MB_DATA26	17
16 MEM_MA_DATA27	J19	MEM_MA_DATA27	G26	MEM_MB_DATA27	17
16 MEM_MA_DATA28	E21	MEM_MA_DATA28	C26	MEM_MB_DATA28	17
16 MEM_MA_DATA29	E22	MEM_MA_DATA29	D26	MEM_MB_DATA29	17
16 MEM_MA_DATA30	H20	MEM_MA_DATA30	G23	MEM_MB_DATA30	17
16 MEM_MA_DATA31	H22	MEM_MA_DATA31	G24	MEM_MB_DATA31	17
16 MEM_MA_DATA32	H22	MEM_MA_DATA32	A24	MEM_MB_DATA32	17
16 MEM_MA_DATA33	AB22	MEM_MA_DATA33	AA23	MEM_MB_DATA33	17
16 MEM_MA_DATA34	AA21	MEM_MA_DATA34	AD24	MEM_MB_DATA34	17
16 MEM_MA_DATA35	W22	MEM_MA_DATA35	AE24	MEM_MB_DATA35	17
16 MEM_MA_DATA36	Y21	MEM_MA_DATA36	AA26	MEM_MB_DATA36	17
16 MEM_MA_DATA37	Y22	MEM_MA_DATA37	AA25	MEM_MB_DATA37	17
16 MEM_MA_DATA38	AA22	MEM_MA_DATA38	AD26	MEM_MB_DATA38	17
16 MEM_MA_DATA39	Y20	MEM_MA_DATA39	AC22	MEM_MB_DATA39	17
16 MEM_MA_DATA40	AA20	MEM_MA_DATA40	AD22	MEM_MB_DATA40	17
16 MEM_MA_DATA41	AA18	MEM_MA_DATA41	AE20	MEM_MB_DATA41	17
16 MEM_MA_DATA42	AB18	MEM_MA_DATA42	AF20	MEM_MB_DATA42	17
16 MEM_MA_DATA43	AD21	MEM_MA_DATA43	AE23	MEM_MB_DATA43	17
16 MEM_MA_DATA44	AD19	MEM_MA_DATA44	AC20	MEM_MB_DATA44	17
16 MEM_MA_DATA45	Y18	MEM_MA_DATA45	AD20	MEM_MB_DATA45	17
16 MEM_MA_DATA46	AD17	MEM_MA_DATA46	AD18	MEM_MB_DATA46	17
16 MEM_MA_DATA47	W16	MEM_MA_DATA47	AE18	MEM_MB_DATA47	17
16 MEM_MA_DATA48	W14	MEM_MA_DATA48	AD14	MEM_MB_DATA48	17
16 MEM_MA_DATA49	Y14	MEM_MA_DATA49	AE19	MEM_MB_DATA49	17
16 MEM_MA_DATA50	AB17	MEM_MA_DATA50	AC18	MEM_MB_DATA50	17
16 MEM_MA_DATA51	AB15	MEM_MA_DATA51	AF16	MEM_MB_DATA51	17
16 MEM_MA_DATA52	AD15	MEM_MA_DATA52	AF15	MEM_MB_DATA52	17
16 MEM_MA_DATA53	AB13	MEM_MA_DATA53	AF13	MEM_MB_DATA53	17
16 MEM_MA_DATA54	AD13	MEM_MA_DATA54	AC12	MEM_MB_DATA54	17
16 MEM_MA_DATA55	Y12	MEM_MA_DATA55	AB11	MEM_MB_DATA55	17
16 MEM_MA_DATA56	W11	MEM_MA_DATA56	Y11	MEM_MB_DATA56	17
16 MEM_MA_DATA57	AB14	MEM_MA_DATA57	AE14	MEM_MB_DATA57	17
16 MEM_MA_DATA58	AA14	MEM_MA_DATA58	AF14	MEM_MB_DATA58	17
16 MEM_MA_DATA59	AB12	MEM_MA_DATA59	AF11	MEM_MB_DATA59	17
16 MEM_MA_DATA60	AA12	MEM_MA_DATA60	AD11	MEM_MB_DATA60	17
16 MEM_MA_DATA61	E12	MEM_MA_DATA61	A12	MEM_MB_DATA61	17
16 MEM_MA_DATA62	C15	MEM_MA_DATA62	B16	MEM_MB_DATA62	17
16 MEM_MA_DATA63	E19	MEM_MA_DATA63	A22	MEM_MB_DATA63	17
16 MEM_MA_DM0	F24	MEM_MA_DM0	E25	MEM_MB_DM0	17
16 MEM_MA_DM1	MA_DM1	MEM_MA_DM1	MB_DM1	MEM_MB_DM1	17
16 MEM_MA_DM2	MA_DM2	MEM_MA_DM2	MB_DM2	MEM_MB_DM2	17
16 MEM_MA_DM3	AC24	MEM_MA_DM3	MA_DM3	MEM_MB_DM3	17
16 MEM_MA_DM4	Y19	MEM_MA_DM4	MA_DM4	MEM_MB_DM4	17
16 MEM_MA_DM5	AB18	MEM_MA_DM5	MA_DM5	MEM_MB_DM5	17
16 MEM_MA_DM6	Y13	MEM_MA_DM6	MA_DM6	MEM_MB_DM6	17
16 MEM_MA_DM7	Y13	MEM_MA_DM7	MA_DM7	MEM_MB_DM7	17
16 MEM_MA_DQSO_P	G13	MEM_MA_DQSO_P	MA_DQSO_H0	MEM_MB_DQSO_P	17
16 MEM_MA_DQSO_N	H13	MEM_MA_DQSO_N	MA_DQSO_L0	MEM_MB_DQSO_N	17
16 MEM_MA_DQS1_P	G16	MEM_MA_DQS1_P	MA_DQS_H1	MEM_MB_DQS1_P	17
16 MEM_MA_DQS1_N	H12	MEM_MA_DQS1_N	MA_DQS_L1	MEM_MB_DQS1_N	17
16 MEM_MA_DQS2_P	C21	MEM_MA_DQS2_P	MA_DQS_H2	MEM_MB_DQS2_P	17
16 MEM_MA_DQS2_N	G22	MEM_MA_DQS2_N	MA_DQS_L2	MEM_MB_DQS2_N	17
16 MEM_MA_DQS3_P	G21	MEM_MA_DQS3_P	MA_DQS_H3	MEM_MB_DQS3_P	17
16 MEM_MA_DQS3_N	G21	MEM_MA_DQS3_N	MA_DQS_L3	MEM_MB_DQS3_N	17
16 MEM_MA_DQS4_P	AD23	MEM_MA_DQS4_P	MA_DQS_H4	MEM_MB_DQS4_P	17
16 MEM_MA_DQS4_N	AB19	MEM_MA_DQS4_N	MA_DQS_L4	MEM_MB_DQS4_N	17
16 MEM_MA_DQS5_P	AB20	MEM_MA_DQS5_P	MA_DQS_H5	MEM_MB_DQS5_P	17
16 MEM_MA_DQS5_N	Y15	MEM_MA_DQS5_N	MA_DQS_L5	MEM_MB_DQS5_N	17
16 MEM_MA_DQS6_P	W15	MEM_MA_DQS6_P	MA_DQS_L6	MEM_MB_DQS6_P	17
16 MEM_MA_DQS6_N	W12	MEM_MA_DQS6_N	MA_DQS_H6	MEM_MB_DQS6_N	17
16 MEM_MA_DQS7_P	W13	MEM_MA_DQS7_P	MA_DQS_H7	MEM_MB_DQS7_P	17
16 MEM_MA_DQS7_N	W13	MEM_MA_DQS7_N	MA_DQS_L7	MEM_MB_DQS7_N	17

SKT-CPU638P-GP-U2
 62.10055.111




緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (2 of 4)		
Size	Document Number		Rev		
Date: Monday, June 29, 2009			Sheet 5 of 59		
SJV50-TR			-1		




RS780M Display Port Support (muxed on GFX)


DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1




緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




0.6A per ANT Rev1.1, Page3




0.45A per ANT Rev1.1, Page3



80mil Width



+1.8V_RUN_VDD18_MEM



RS780M-GP-U2



RS780M-GP-U2



RS780M-GP-U2



RS780M-GP-U2



RS780M-GP-U2



RS780M-GP-U2



RS780M-GP-U2



RS780M-GP-U2




RS780M-GP-U2



RS780M-GP-U2



RS780M-GP-U2



RS780M-GP-U2




PART 5/6

J17	VDDHT_1	VDDPCIE_1	A6
K16	VDDHT_2	VDDPCIE_2	B6
L16	VDDHT_3	VDDPCIE_3	C6
M16	VDDHT_4	VDDPCIE_4	D6
P16	VDDHT_5	VDDPCIE_5	E6
R16	VDDHT_6	VDDPCIE_6	F6
T16	VDDHT_7	VDDPCIE_7	G6
	VDDPCIE_8	VDDPCIE_8	H6
	VDDPCIE_9	VDDPCIE_9	J6
	VDDPCIE_10	VDDPCIE_10	K6
	VDDPCIE_11	VDDPCIE_11	L6
	VDDPCIE_12	VDDPCIE_12	M6
	VDDPCIE_13	VDDPCIE_13	N6
	VDDPCIE_14	VDDPCIE_14	P6
	VDDPCIE_15	VDDPCIE_15	Q6
	VDDPCIE_16	VDDPCIE_16	R6
	VDDPCIE_17	VDDPCIE_17	S6
H18	VDDHTRX_1	VDDPCIE_18	T6
G19	VDDHTRX_2	VDDPCIE_19	U6
F20	VDDHTRX_3	VDDPCIE_20	V6
E21	VDDHTRX_4	VDDPCIE_21	W6
D22	VDDHTRX_5	VDDPCIE_22	X6
B23	VDDHTRX_6	VDDPCIE_23	Y6
A23	VDDHTRX_7	VDDPCIE_24	Z6
AE25	VDDHTTX_1	VDDC_1	K12
AD24	VDDHTTX_2	VDDC_2	L14
AC23	VDDHTTX_3	VDDC_3	J11
AB22	VDDHTTX_4	VDDC_4	K15
AA21	VDDHTTX_5	VDDC_5	M12
Y20	VDDHTTX_6	VDDC_6	L14
W19	VDDHTTX_7	VDDC_7	M13
V18	VDDHTTX_8	VDDC_8	N15
U17	VDDHTTX_9	VDDC_9	N12
T17	VDDHTTX_10	VDDC_10	N14
R17	VDDHTTX_11	VDDC_11	P11
P17	VDDHTTX_12	VDDC_12	P14
M17	VDDHTTX_13	VDDC_13	P14
J10	VDDA18PCIE_1	VDDC_14	P14
P10	VDDA18PCIE_2	VDDC_15	R12
K10	VDDA18PCIE_3	VDDC_16	R15
M10	VDDA18PCIE_4	VDDC_17	T11
L10	VDDA18PCIE_5	VDDC_18	T15
W9	VDDA18PCIE_6	VDDC_19	U12
H9	VDDA18PCIE_7	VDDC_20	T14
T10	VDDA18PCIE_8	VDDC_21	T14
Y9	VDDA18PCIE_9	VDDC_22	J16
AA9	VDDA18PCIE_10	VDD_MEM1	AE10
AB9	VDDA18PCIE_11	VDD_MEM2	AA11
AD9	VDDA18PCIE_12	VDD_MEM3	Y11
AE9	VDDA18PCIE_13	VDD_MEM4	AD10
U10	VDDA18PCIE_14	VDD_MEM5	AB10
	VDDA18PCIE_15	VDD_MEM6	AC10
F9	VDD18_1	VDD33_1	H11
G9	VDD18_2	VDD33_2	H12
AE11	VDD18_MEM1		
AD11	VDD18_MEM2		

POWER

300mil Width




7A per ANT Rev1.1, Page3

Per check list (Rev 0.02)
RS780M: 1V ~ 1.1V, check PWR team



+NB_VCORE



VDD MEM

1 R210 2 OR0603-PAD

VDD MEM2

VDD MEM3

VDD MEM4

VDD MEM5

VDD MEM6

VDD33_1

VDD33_2

+3.3V_RUN_VDD33

1 R30 2 OR0603-PAD

3D3V_S0

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2


RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

RS780M-GP-U2

MEM_COMP_P and MEM_COMP_N trace width >=10mils and 10mils spacing from other Signals in X,Y,Z directions



+1.8V_IOPLLVDD18

1 R226 2 OR0402-PAD

+1.1V_IOPLLVDD

1 R230 2 OR0402-PAD

AD23

AE23

AE24

AE18

PAR 4 OF 6

AB12	MEM_A0	MEM_DQ0/DVO_VSYNC	AA18
AE16	MEM_A1	MEM_DQ1/DVO_HSYNC	AA20
V11	MEM_A2	MEM_DQ2/DVO_DE	AA19
AE15	MEM_A3	MEM_DQ3/DVO_D0	Y19
AA12	MEM_A4	MEM_DQ4	V17
AB16	MEM_A5	MEM_DQ5/DVO_D1	AA17
AB14	MEM_A6	MEM_DQ6/DVO_D2	AA15
AD14	MEM_A7	MEM_DQ7/DVO_D4	Y15
AD13	MEM_A8	MEM_DQ8/DVO_D3	AC20
AD15	MEM_A9	MEM_DQ9/DVO_D5	AD19
AC16	MEM_A10	MEM_DQ10/DVO_D6	AE22
AE13	MEM_A11	MEM_DQ11/DVO_D7	AC18
AC14	MEM_A12	MEM_DQ12	AB20
Y14	MEM_A13	MEM_DQ13/DVO_D9	AD22
		MEM_DQ14/DVO_D10	AD21
		MEM_DQ15/DVO_D11	
AD16	MEM_BA0	MEM_DQS0P/DVO_IDCKP	Y17
AE17	MEM_BA1	MEM_DQS0N/DVO_IDCKN	W18
AD17	MEM_BA2	MEM_DQS1P	AD20
		MEM_DQS1N	AE24
W12	MEM_RAS#	MEM_DM0	W17
X12	MEM_CAS#	MEM_DM1/DVO_D8	AE19
AD18	MEM_WE#	IOPLLVD18	AE23
AB13	MEM_CS#	IOPLLVD	AE24
AB18	MEM_CKE	IOPLLSS	
Y14	MEM_ODT	MEM_VREF	
W15	MEM_CKP		
W14	MEM_CKN		
AE12	MEM_COMP_P		
AD12	MEM_COMP_N		

RS780M-GP-U2

ANB1F








A25	VSSAHT1	VSSAPCIE1	A2
D23	VSSAHT2	VSSAPCIE2	B1
E22	VSSAHT3	VSSAPCIE3	D3
G24	VSSAHT4	VSSAPCIE4	D5
G25	VSSAHT5	VSSAPCIE5	G1
H19	VSSAHT6	VSSAPCIE6	G2
J22	VSSAHT7	VSSAPCIE7	G4
L17	VSSAHT8	VSSAPCIE8	H7
L24	VSSAHT9	VSSAPCIE9	L4
L25	VSSAHT10	VSSAPCIE10	R7
M20	VSSAHT11	VSSAPCIE11	L1
N22	VSSAHT12	VSSAPCIE12	L2
P20	VSSAHT13	VSSAPCIE13	L4
R19	VSSAHT14	VSSAPCIE14	L7
R24	VSSAHT15	VSSAPCIE15	M6
R25	VSSAHT16	VSSAPCIE16	M4
H20	VSSAHT17	VSSAPCIE17	P6
U22	VSSAHT18	VSSAPCIE18	R1
V19	VSSAHT19	VSSAPCIE19	R2
W22	VSSAHT20	VSSAPCIE20	R4
W23	VSSAHT21	VSSAPCIE21	V7
W24	VSSAHT22	VSSAPCIE22	U4
W25	VSSAHT23	VSSAPCIE23	V6
Y21	VSSAHT24	VSSAPCIE24	W1
AD25	VSSAHT25	VSSAPCIE25	W2
	VSSAHT26	VSSAPCIE26	W4
	VSSAHT27	VSSAPCIE27	W7
L12	VSS11	VSSAPCIE28	W8
M14	VSS12	VSSAPCIE29	Y6
N13	VSS13	VSSAPCIE30	AA4
P12	VSS14	VSSAPCIE31	AB5
R22	VSS15	VSSAPCIE32	AB1
R11	VSS16	VSSAPCIE33	AB7
R14	VSS17	VSSAPCIE34	AC3
T12	VSS18	VSSAPCIE35	AE1
U11	VSS19	VSSAPCIE36	AE4
U15	VSS20	VSSAPCIE37	AE4
V12	VSS21	VSSAPCIE38	AE4
W11	VSS22	VSSAPCIE39	AE2
W15	VSS23	VSSAPCIE40	
AC12	VSS24		
AA14	VSS25	VSS1	AE14
Y18	VSS26	VSS2	D11
AB11	VSS27	VSS3	G8
AB15	VSS28	VSS4	E14
AB17	VSS29	VSS5	E15
AB19	VSS30	VSS6	J15
AE20	VSS31	VSS7	J12
AB21	VSS32	VSS8	K14
K11	VSS33	VSS9	M11
	VSS34	VSS10	L15

PART 6/6

GROUND


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			RS780 (3 of 3)		
Size	Document Number		Rev		-1
Date: Monday, June 29, 2009			Sheet 10 of 59		
SJV50-TR					



USB	
Pair	Device
11	CardReader
10	CCD
9	Mini Card2
8	USB4
7	USB3
6	USB2
5	BlueTooth
4	NC
3	NC
2	NC
1	Mini Card1
0	USB1

Place R near pin14. Route it with 10mils Trace width and 25mils spacing to any signals in X, Y, Z directions.





-Core Design-

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB700 (2 of 5)**

Size: Document Number: **SJV50-TR** Rev: -1

Date: Monday, June 29, 2009 Sheet 12 of 59




SA_20081030

<Core Design>


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title SB700 (3 of 5)	
Size Document Number	Rev -1
SJV50-TR	
Date: Monday, June 29, 2009	Sheet 13 of 59

Delete DY Parts

REQUIRED STRAPS REQUIRED SYSTEM STRAPS



DEBUG STRAPS



	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17 , SB_GPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM


NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

DDR2 SOCKET_1 (5.2mm)



NORMAL TYPE

DDR_VREF




LAYOUT: Locate close to DIMM

Place C2.2uF and 0.1uF < 50mils from DDR connector

PARALLEL TERMINATION


Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor




Place these Caps near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near PARALLEL TERMINATION




緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., HsinH, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., HsinH, Taipei Hsien 221, Taiwan, R.O.C.	
DDR2 Socket 1			
File	Document Number		Rev
Size	SJV50-TR		-1
Date: Monday, June 29, 2009	Sheet 16 of 59		

DDR2 SOCKET_2 (9.2mm)

PARALLEL TERMINATION


Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor






Place these Caps near DM2









Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near PARALLEL TERMINATION




LCD/CCD CONN




-Core Design-

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.











LED & LCD CONN / CCD		
Title		
Size	Document Number	Rev
	SJV50-TR	-1
Date: Monday, June 29, 2009	Sheet 18 of 59	





Non-Level shift & DIS
mount 0.1uF

Non-Level shift UMA change to 715 ohm
DIS use 499 ohm





R297-->PU-DIS & TR-DIS 0 ohm
PU-UMA & TR-UMA & MUX 5.1K ohm

R52-->PU-DIS & TR-DIS 100K ohm
PU-UMA & TR-UMA & MUX 10K ohm

<Core Design>

緯創資通 Wistron Corporation		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
HDMI CONNECTOR		
File		
Size A3	Document Number	Rev
	SJV50-TR	-1
Date: Monday, June 29, 2009	Sheet 20	of 59

SATA HDD Connector





SA_20081112

<Core Design>


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			HDD		
Size	Document Number				Rev
	SJV50-TR				-1
Date:	Monday, June 29, 2009	Sheet	21	of	59

SATA ODD Connector




SA_20081112


<Core Design>


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
ODD	
Title	Document Number
Size	Rev
SJV50-TR	
Date: Monday, June 29, 2009	Sheet 22 of 59

BLUETOOTH MODULE







<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
BLUETOOTH	
Size	Document Number
SJV50-TR	
Date:	Monday, June 29, 2009
Sheet	23 of 59
Rev	-1





Size : W:5.8 * H:6.3
桶狀。




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB Connector			
Size	Document Number	Rev	
	SJV50-TR	-1	
Date: Monday, June 29, 2009	Sheet 24	of	59


LAN Connector



GIGA Lan Transformer



- 1. route on bottom as differential pairs.
- 2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3. No vias, No 90 degree bends.
- 4. pairs must be equal lengths.
- 5. 6mil trace width, 12mil separation.
- 6. 36mil between pairs and any other trace.
- 7. Must not cross ground moat, except RJ-45 moat.



10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **LAN Connector**

Size A3 | Document Number: **SJV50-TR** | Rev: **-1**

Date: Monday, June 29, 2009 | Sheet 26 of 59




PC BEEP GAIN CONTROL



Default gain is -6dB without populating the 10K-ohms pull-down resistors going to GPIO1 and GPIO2.

GAIN	10K GPIO RESISTORS	R383
0dB	Populate	Populate
-6dB	Omit	Omit
-12dB	Populate	Omit
-18dB	Omit	Populate

AUDIO OP AMPLIFIER



<Core Design>


緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
AUDIO AMP (G1454)		
Size	Document Number	Rev
	SJV50-TR	-1
Date	Monday, June 29, 2009	Sheet 28 of 59

MIC IN




LINE OUT

-1M 090325



Internal Speaker



- SPKR_L- R 58
- SPKR_L+ R 58
- SPKR_R- R 58
- SPKR_R+ R 58

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio Jack**


Size: Document Number: **SJV50-TR** Rev: -1


Date: Monday, June 29, 2009 Sheet 29 of 59

MDC 1.5 CONN




<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
USB Connector	
Title SJV50-TR	Document Number SJV50-TR
Date Monday, June 29, 2009	Rev -1
Sheet 30 of 59	Date Monday, June 29, 2009



4 IN1 CARD-READER (SD/MMC/MS/XD)



<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CARDREADER- RTS5158E**


Size	Document Number	Rev
	SJV50-TR	-1
Date: Monday, June 29, 2009	Sheet 31 of 59	

Mini Card Connector


Half Card




Symbol use 62.10043.461



Symbol use 62.10043.461








Setting T8 as 90 Degree


$$V_DEGREE = (((Degree - 72) * 0.02) + 0.34) * VCC$$

DXP1:108 Degree
 DXP2:H/W Setting
 DXP3:88 Degree



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title			G792		
Size	Document Number				Rev
A3	SJV50-TR				-1
Date:	Monday, June 29, 2009	Sheet	33	of	59



3D3V_AUX_S5


SPI FLASH ROM

16M Bits



Connector FOR DEBUG BOARD

20081219



LPC_LAD0 11,34,58
LPC_LAD1 11,34,58
LPC_LAD2 11,34,58
LPC_LAD3 11,34,58
LPC_LFRAME# 11,34,58
PLT_RST1#_B 11,25,31,32,34,50,58
PCLK_FWH 11,15,58



Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			BIOS		
Size	Document Number				Rev
A4	SJV50-TR				-1
Date:	Monday, June 29, 2009	Sheet	35	of	59

TOUCH PAD



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TouchPad

Size

Document Number

Rev


SJV50-TR

-1


Date: Monday, June 29, 2009

Sheet 36 of 59


Power Button Board




Cover Up Switch



RIGHT



LEFT



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Switches

Size

Document Number



Rev

SJV50-TR


-1

Date: Monday, June 29, 2009

Sheet 37 of 59



Run Power



P/H @ 1D8V_S3 PAGE


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

RUN POWER and AUX POWER


SJV50-TR

Date: Monday, June 29, 2009 Sheet 39 of 59


CPU_CORE
ISL6264




TI TPS51125
3D3V/5V




1D5V_S0




1D2V_S5




2D5V_S0




0D9V_S3




Adapter



TI TPS51124
1.8V / 1.2V



Charger_MAX8731




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Power Block Diagram**

Size A3 Document Number **SJV50-TR** Rev **-1**


Date: Monday, June 29, 2009 Sheet 40 of 59









2009/03/23 Wayne






2009/03/23 Wayne



2009/04/08 Wayne




2009/04/08 Wayne



Close to VFB Pin (pin5)

2009/03/20 Wayne



2008/10/17
20081201
change to poscap


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51125 5V/3D3V**

Size A3 Document Number **SJV50-TR** Rev -1

Date: Monday, June 29, 2009 Sheet 43 of 59



$V_{trip}(mV) = R_{trip}(k\Omega) * 10(\mu A)$
 $I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$

79.68612.30L
 2nd = 79.68612.L01
 20081203

20090108_SB Wayne

SA_20081112

SA_980327_Wayne

Vo(cal)=1.1060V

Iomax=8A

2009/05/05 WAYNE

Close to VFB Pin (pin5)

SA_20081112

Change 4.7u

SA_980327_Wayne

1D2V Iomax=5A

OCP>10A

2009/04/08 WAYNE


	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1 + R2) / R2$ --- PWM mode
 $V_{out} = 0.764V * (R1 + R2) / R2$ --- Skip Mode


<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title			TPS51124 1D1V 1D2V		
Size	Document Number				Rev
A3		SJV50-TR			-1
Date:	Monday, June 29, 2009	Sheet	45	of	59




1D2V_S5
Iomax=0.2A




Place near to SB600




1D5V_S0
Iomax=1A




For MINI Card power SW




<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title VDDR3		
Size A4	Document Number SJV50-TR	Rev -1
Date: Monday, June 29, 2009		Sheet 48 of 59

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR







<Core Design>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title AD/BATT CONN	
Size A3	Document Number SJV50-TR
Date: Monday, June 29, 2009	Rev -1
Sheet 49 of 59	

AVGA1A 1 OF 8

PCI EXPRESS INTERFACE

DIS-MUX

















<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **M92 (1/7) PCIE**


Size: A3	Document Number: SJV50-TR	Rev: -1
Date: Monday, June 29, 2009	Sheet: 50 of 59	



Back Bias (body bias) which minimizes power consumption in battery modes.
 PD = Disable
 PD = Enable

Depending on OSC used select voltage divider resist values R25 R70 to ensure XTALIN voltage level of 1.8V







GND

DIS-MUX

A39 VCC_MECH A39 1 TP242TPAD14-GP
 AW1 VCC_MECH AW1 1 TP122TPAD14-GP
 AW39 VCC_MECH AW39 1 TP122TPAD14-GP
 VSS_MECH
 VSS_MECH

M92-M2 uses memory group B only



AMD RESERVED CONFIGURATION STRAPS
 ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET


H2SYNC, GENERICC


PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

GPIO_28_TDO, GPIO21_BB_EN


If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x000	ST Microelectronics	M25P05A	0100
256MB	x001		M25P10A	0101
64MB	x010		M25P20	0101
32MB	x		M25P40	0101
512MB	x		M25P80	0101
1GB	x	Chingis (formerly PMC)	Fm25LV512A	0100
2GB	x		Fm25LV010A	0101
4GB	x			

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GPIO0	PCIe FULL TX OUTPUT SWING Transmitter Power Savings Enable 0 = 50% Tx output swing 1 = Full Tx output swing	1
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0 = Tx de-emphasis disabled 1 = Tx de-emphasis enabled	1
BIF_GEN2_EN_A	GPIO2	PCIe GNE2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s	1
AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	
ROMSO	GPIO8	BIF_CLK_PM_EN Serial ROM Output from ROM	0
ROMSI	GPIO9	VGA_ENABLED Serial ROM Input to ROM	0
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	x x x
PWRCTRL_[1,0]	GPIO[15,20]	Power control signals to control the core voltage regulator	
BB_EN	GPIO21	Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 3D3V = Enable	0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 0: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	1
CCBYPASS	GENERICC		0






72.41164.D0U
2ND = 72.51G63.A0U



72.41164.D0U
2ND = 72.51G63.A0U










<Core Design>












緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **M92 (7/7) VRAM B1**



Size A3 Document Number: **SJV50-TR** Rev: **-1**

Date: Monday, June 29, 2009 Sheet 56 of 59






Check test point



Test Point放在Dimm Door打開可量測處



<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Test point	
Size	Document Number
Date: Monday, June 29, 2009	
Sheet 58 of 59	
Rev -1	

R297-->PU-DIS & TR-DIS 0 ohm
PU-UMA & TR-UMA & MUX 5.1K ohm

R52-->PU-DIS & TR-DIS 100K ohm
PU-UMA & TR-UMA & MUX 10K ohm

C645~C652
Non-Level shift UMA mount 0 ohm
DIS use DUMMY

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Change List		
Size	Document Number	Rev
	SJV50-TR	-1
Date: Monday, June 29, 2009	Sheet 59	of 59