


SJV50 Block


Diagram



Project code: 91.4BU01.001
PCB P/N : 48.4BU01.0SB
REVISION : 08244-SB

SYSTEM DC/DC ISL62392 41	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (6A) 3D3V_S5 (7A) 5V_AUX_S5 3D3V_AUX_S5
SYSTEM DC/DC TPS51124 42	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0(9A) 1D8V_S3(13A)
RT9026 43	
1D8V_S3	DDR_VREF_S3 (1.2A)
RT9018 44	
1D8V_S3	1D1V_S0(2A)
RT9018 44	
1D8V_S3	1D5V_S0 (2.5A)
CHARGER ISL88731A 46	
INPUTS	OUTPUTS
DCBATOUT	BT+
CPU DC/DC ISL6266A 40	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 38A
VGA CORE RT8202 48	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE 13A
GFXCORE ISL6263A 45	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE (11A)

<https://t.me/schematicslaptop>
<https://t.me/biosarchive>



A ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/ GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.FC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/ GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWR0K	Sample low: The Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resister.

B ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDO	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

C ICH9M Integrated Pull-up and Pull-down Resistors

D Cantiga chipset and ICH9M I/O controller
Hub strapping configuration


Montevina Platform Design guide 22339 0.5
page 218


Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMT x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled (Note2) 1=The iTPM Host Interface is disabled (default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation (Default) :Lane Numbered in order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG13:12	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation (Default) : Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]: (3->0,2->1,1->2 and 0->3) DMI x2 mode[MCH -> ICH]: (3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 = Digital Display Port and PCIE are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIE disabled


NOTE:
1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.


<https://t.me/schematicslaptop>
<https://t.me/biosarchive>

SJV50













<https://t.me/schematicslaptop>
<https://t.me/biosarchive>







<https://t.me/schematicslaptop>
<https://t.me/biosarchive>











<https://t.me/schematicslaptop>
<https://t.me/biosarchive>








<https://t.me/schematicslaptop>
<https://t.me/biosarchive>




PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Decoupling Capacitor

Put decap near power(0.9V)
and pull-up resistor




REVERSE TYPE



https://t.me/schematics_laptop
<https://t.me/biosarchive>


PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




TPAD14-GP TPT180

REVERSE TYPE





Place these Caps near DM2
SB 0114



Decoupling Capacitor

Put decap near power(0.9V)
and pull-up resistor



High 9.2mm

2nd: 62.10017.B51

https://t.me/schematics_laptop
<https://t.me/biosarchive>

Wistron Corporation
21F, 88, Sec 1, Han Tai Wu Rd, HsinChu,
Taipei Hsin Cen 221, Taiwan, R.O.C.





Title: DDR2 Socket 1 (DM2)

Size Document Number SJV50 Rev SA


Date: Monday, February 23, 2009 Sheet 17 of 59

LCD / INVERTER / CCD CONN



<https://t.me/schematicslaptop>
<https://t.me/biosarchive>




modify by RF





CCD





Internal Mic










SB 1216




Close U6



From NB




From GMCH



<https://t.me/schematicslaptop>
<https://t.me/biosarchive>


SATA Connector



SJV50

緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
HDD CONN		
Size	Document Number	Rev
	SJV50	SA
Date: Monday, February 23, 2009		Sheet 21 of 59

ODD Connector




https://t.me/schematics_laptop
<https://t.me/biosarchive>

SJV50

緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
ODD		
Size	Document Number	Rev
	SJV50	SA
Date: Monday, February 23, 2009	Sheet 22 of 59	1




BLUETOOTH MODULE




<https://t.me/schematicslaptop>
<https://t.me/biosarchive>

SJV50


緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
BLUETOOTH		
Size	Document Number	Rev
		SA
SJV50		
Date: Monday, February 23, 2009	Sheet 23 of 59	



https://t.me/schematics_laptop
<https://t.me/biosarchive>







<https://t.me/schematicslaptop>
<https://t.me/biosarchive>



1. route on bottom as differential pairs.
 2. Tx+ / Tx- are pairs. Rx+ / Rx- are pairs.
 3. No vias, No 90 degree bends.
 4. pairs must be equal lengths.
 5. 6mil trace width, 12mil separation.
 6. 36mil between pairs and any other trace.
 7. Must not cross ground moat, except
 RJ-45 moat.


LAN Connector

LAN Connector




Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd, Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Size	Document Number
A3	SJV50
Date:	Monday, February 23, 2009
Sheet	26
of	59
Rev	SA

https://t.me/schematics_laptop
<https://t.me/biosarchive>




PC BEEP GAIN CONTROL






Default gain is -6dB without populating the 10K-ohms pull-down resistors going to GPIO1 and GPIO2.


GAIN	10K GPIO RESISTORS
0dB	Populate
-6dB	Omit
-12dB	Populate
-18dB	Omit




AUDIO OP AMPLIFIER


<https://t.me/schematicslaptop>
<https://t.me/biosarchive>









MDC 1.5 CONN



20.F0917.012

2nd = 20.F0604.012



<https://t.me/schematicslaptop>
<https://t.me/biosarchive>

SJV50

緯創資通

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

MDC


Size Document Number

SJV50


Rev SA

Date: Monday, February 23, 2009


Sheet 30 of 59




5 IN 1 CARD-READER (SD/MMC/MS/MS Pro/XD)




Mini Card Connector(WLAN) Half Card Support debug-card



Mini Card Connector(Robson2 and 3G)




3G



3G





Place near MINI1




https://t.me/schematics_laptop
<https://t.me/biosarchive>

Place near MINI2




SJV50


Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title _____	
MINI CARD	
Size A3	Document Number
	SJV50
Rev SA	
Date: Monday, February 23, 2009	Sheet 32 of 59



73.01G08.L04
2nd = 73.7S08.AAH




SJV50




https://t.me/schematics_laptop
<https://t.me/biosarchive>

Size A2	Document Number SJV50	Rev SA
KBC WPC775		
Date Monday, February 23, 2009	Sheet 34	of 59



GOLDEN FINGER FOR DEBUG BOARD

12,34,50 LPC_LAD[0..3] <> LPC_LAD[0..3]







<https://t.me/schematicslaptop>
<https://t.me/biosarchive>

SJV50


Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
BIOS	
Size	Document Number
SJV50	Rev SA
Date: Monday, February 23, 2009	Sheet 35 of 59

TOUCH PAD



<https://t.me/schematicslaptop>
<https://t.me/biosarchive>


LED




<https://t.me/schematicslaptop>
<https://t.me/biosarchive>

Aux Power

3D3V_AUX_S5




Run Power






<https://t.me/schematicslaptop>
<https://t.me/biosarchive>


20081120




SB 12/11










<https://t.me/schematicslaptop>
<https://t.me/biosarchive>


$$V_{out} = 0.6 \cdot (1 + R_1/R_2)$$




<https://t.me/schematicslaptop>
<https://t.me/biosarchive>


$$Vout=0.758V * (R1+R2) / R2 \rightarrow \text{PWM mode}$$

$$Vout=0.764V * (R1+R2) / R2 \rightarrow \text{Skip Mode}$$







<https://t.me/schematicslaptop>
<https://t.me/biosarchive>




<https://t.me/schematicslaptop>
<https://t.me/biosarchive>



<https://t.me/schematicslaptop>
<https://t.me/biosarchive>




Adaptor in to generate DCBATOUT



<https://t.me/schematicslaptop>
<https://t.me/biosarchive>

BATTERY CONNECTOR



緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


AD/BATT CONN

SJV50


SA

Date: Monday, February 23, 2009 Sheet 47 of 59





A Check test point



Test Point放在Dimm Door打開可量測處

B CCD Conn. Test Point keep on connector side




C Internal MIC Conn. Test Point keep on connector side




D USB Conn. Test Point keep on connector side



E BAT Conn. Test Point keep on connector side



F USB CN1 Conn. Test Point keep on connector side




G Speaker Conn. Test Point keep on connector side




H FAN1 Conn. Test Point keep on connector side




I KB1 Conn. Test Point keep on connector side




J DEBUG BOARD Conn. Test Point keep on connector side



K TOUCH PAD Conn. Test Point keep on connector side




L MMB1 Conn. Test Point keep on connector side



M Powerbutton Conn. Test Point keep on connector side



N DC-IN Conn. Test Point keep on connector side



SJV50

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AFTE TP

Size


A3 Document Number




SJV50



Rev


SA


Date: Monday, February 23, 2009 Sheet 50 of 59



















modify by NV

Wistron Corporation	
21F, 88, Sec.1, Hein Tai Wu Rd, Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title VRAM(2/2)	
Size A3	Document Number
SJV50	Rev SA
Date: Monday, February 23, 2009	Sheet 58 of 59

