


# Dessert DIS (15") Intel SKL/KBL ULT Platform Block Diagram

PCB 6L STACK UP


- LAYER 1 : TOP
- LAYER 2 : SGND
- LAYER 3 : IN1(High)
- LAYER 4 : IN2(Low)
- LAYER 5 : SVCC
- LAYER 6 : BOT




	<b>PROJECT : G34A</b> Quanta Computer Inc.		Rev 1A	
	Size Custom	Document Number Block Diagram		
	Date: Tuesday, January 05, 2016			Sheet 1 of 47



# SkyLake ULT Processor (DDR4)




Need apply PN




20mil width

Need apply PN



Interleave (IL) and Non-Interleave (NIL) Modes Mapping





**PROJECT : G34A**  
Quanta Computer Inc.



Rev 1A

Document Number: 03 - SKYPAKE 3/20(DDR3-A I/F)

Date: Tuesday, January 05, 2016 Sheet 3 of 47




### PCH Pull-high/low(CLG)




Modify 0922  
 Main BAT -->Ra  
 Coin BAT -->Rb (default)  
**1005 Change +3V\_RTC to +BAT\_RTC**



### For DS3 Sequence




### PLTRST#(CLG)



### System PWR\_OK(CLG)




	<b>PROJECT : G34A</b> Quanta Computer Inc.		Rev 1A
	Size Custom	Document Number <b>04 - SKYPAKE 5/20(Power Manger)</b>	
	Date: Tuesday, January 05, 2016	Sheet 4 of 47	



100- ±1% pull-up to VCC near processor.

Layout note: need routing together and ALERT need between CLK and DATA.








Power Rail	Description	Control
V <sub>CC</sub>	Processor IA Cores Power Rail	SVID
V <sub>CCGT</sub>	Processor Graphics Power Rails	SVID
V <sub>CCGTx</sub>	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V <sub>CCSA</sub>	System Agent Power Rail	SVID/Fixed (SKU dependent)
V <sub>CCIO</sub>	IO Power Rail	Fixed
V <sub>CCST</sub>	Sustain Power Rail	Fixed
V <sub>CCpLL</sub>	Processor PLLs power rail	Fixed
V <sub>DDQ</sub>	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V <sub>CCOPC</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCOPC_1P8</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCEOPIO</sub>	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed

**PROJECT : G34A**  
Quanta Computer Inc.

Size Custom	Document Number <b>05 - SKYPAKE 6/20 (POWER-1)</b>	Rev <b>1A</b>
Date: Tuesday, January 05, 2016		Sheet 5 of 47

- +VCCSTPLL [2,4,5,9,38,39]
- +VCCSA [39,41]
- +1.2VSUS [3,17,18,36,38,46]
- +1.0V\_DEEP\_SUS [9,13,15,16,37,38]
- +1.0V [2,4,16,33,38]
- +3VPCU [13,30,32,33,34,35,42,47]




Power Rail	Description	Control
V <sub>CC</sub>	Processor IA Cores Power Rail	SVID
V <sub>CCGT</sub>	Processor Graphics Power Rails	SVID
V <sub>CCGTX</sub>	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V <sub>CCSA</sub>	System Agent Power Rail	SVID/Fixed (SKU dependent)
V <sub>CCIO</sub>	IO Power Rail	Fixed
V <sub>CCST</sub>	Sustain Power Rail	Fixed
V <sub>CCPLL</sub>	Processor PLLs power rail	Fixed
V <sub>DDQ</sub>	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V <sub>CCOPC</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCOPC_LP8</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCEOPIO</sub>	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed

**PROJECT : G34A**  
Quanta Computer Inc.

Size Custom	Document Number 06 - SKYPAKE 7/20 (POWER-2)	Rev 1A
Date: Tuesday, January 05, 2016 Sheet 6 of 47		

+VCCGT [39,40]  
 +VCC\_CORE [5,41]  
 +1.2VSUS [3,6,17,18,36,38,46]






\*SKL\_UL1 13 OF 20  
 REV = 1

Power Rail	Description	Control
V <sub>CC</sub>	Processor IA Cores Power Rail	SVID
V <sub>CCGT</sub>	Processor Graphics Power Rails	SVID
V <sub>CCGTX</sub>	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V <sub>CCSA</sub>	System Agent Power Rail	SVID/Fixed (SKU dependent)
V <sub>CCIO</sub>	IO Power Rail	Fixed
V <sub>CCST</sub>	Sustain Power Rail	Fixed
V <sub>CCPLL</sub>	Processor PLLs power rail	Fixed
V <sub>DDQ</sub>	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V <sub>CCOPC</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCOPC_1P8</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCEOPIO</sub>	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed

**PROJECT : G34A**  
 Quanta Computer Inc.

Size Custom	Document Number <b>07 - SKYPAKE 8/20 (POWER-3)</b>	Rev 1A
Date: Tuesday, January 05, 2016   Sheet 7 of 47		






**PROJECT : G34A**  
**Quanta Computer Inc.**

BU5

Size Custom	Document Number <b>8 - SKYPAKE 9/20 (GND-1)</b>	Rev 1A
Date: Tuesday, January 05, 2016		Sheet 8 of 47






**Processor Strapping** The CFG signals have a default value of '1' if not terminated on the board.


	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSF	
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	

	<b>PROJECT : G34A</b> Quanta Computer Inc.		Rev 1A
	Size Custom	Document Number 9 - SKYPAKE 12/20 (RSV-1)	
	Date: Tuesday, January 05, 2016		Sheet 9 of 47

- +3V\_DEEP\_SUS [4,11,12,14,15,16,18]
- +3V [2,4,11,12,13,14,15,16,17,18,19,20,21,25,26,27,28,29,30,31,32,33,39,43,44,47]
- +5V [25,26,27,30,32,43]
- +1.0V [2,4,6,16,33,38]
- +3VSS [4,15,16,25,32,33,35,36,37,38,42,43,46,47]



## GPIO Pull UP




## PCH SPI ROM(CLG)


Vendor	Size	P/N
FO7	8MB	AKE3EZN0Q01 (EN25QH64-104HIP)
Winbond	8MR	AKE3EFP0N07 (W25Q64FVSSIQ)
GigaDevice	5M5	AKE3EGN0Q01 (GD25B64BSIGR)
Socket		DFnS08FS023

- [33] PCH\_SPI\_CS0# R
- [33] PCH\_SPI\_CLK R
- [33] PCH\_SPI\_SI R
- [33] PCH\_SPI\_SO R

need place to TOP




## PCH SPI ROM(CLG)



1005 Change P/N to DPHS08FS023(Socket)

## SMBus/Pull-up(CLG)



**PROJECT : G34A**  
Quanta Computer Inc.

Size Custom    Document Number **10 -- SKYPAKE 14/20(SPI/LPC/SMBUS)**    Rev 1A


Date: Tuesday, January 05, 2016    Sheet 10 of 47

# Functional Strap Definitions

**DESIGN NOTE:  
WEAK PULL UP RESISTOR PRESENT ON THIS NET**




**TOP SWAP OVERRIDE**  
**HIGH - TOP SWAP ENABLE**  
**LOW-DISABLED**  
**HIGH: LPC SELECTED FOR SYSTEM FLASH**  
**WEAK INTERNAL PD**




[14] ACZ\_SDOUT


**No Boot:**  
 The signal has a weak internal pull-down.  
 0 = Enable security measures defined in the Flash Descriptor.  
 1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.



[33] GPIO33\_EC




**No Boot:**  
 The signal has a weak internal pull-down.  
 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).  
 1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.




[11] GPP\_B18

**No Boot:**  
 The signal has a weak internal pull-down.  
 0 = Disable No Reboot mode.  
 1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature).  
 This function is useful when running ITP/XDP.




**No Boot:**  
 The signal has a weak internal pull-down.  
 This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.  
**Bit 10      Boot BIOS Destination**  
 0            SPI  
 1            LPC



[10] SML1ALERT#

**No Boot:**  
 The signal has a weak internal pull-down.  
 0 = LPC is selected for EC.  
 1 = eSPI is selected for EC.

+3V [2,4,10,11,13,14,15,16,17,18,19,20,21,25,26,27,28,29,30,31,32,33,39,43,44,47]  
 +3VSS [4,10,15,16,26,32,33,35,36,37,38,42,43,46,47]  
 +3V\_DEEP\_SUS [4,10,11,14,15,16,18]



Need apply PN

USB3.0 (M/B-1)

USB3.0 Small Board

Combo USB3.0 MB-1

Combo USB3.0 Small Board

Camera

IR CAM 1015 Add USB2.0 PORT5

Combo USB3.0 Small Board

WLAN

Touch Screen

PLACE 'Ra' WITHIN 500 MILS FROM USB2 COMP PIN WITH TRACE IMPEDANCE LESS THAN 0.5 OHMS

If OTG is not implemented on the platform, then USB2\_ID and USB2\_VBUSSENSE should both be connected to ground.

GPIO35:  
 SSD SATA IF => High  
 SSD PCIE IF => Low

PCI-E Port Mapping Table

PCI-E Port	Function	CLK RQ Port	Function
Port1	dGPU	Port0	VGA
Port2	dGPU	Port1	CR
Port3	dGPU	Port2	SSD
Port4	dGPU	Port3	WLAN
Port5	CardReader	Port4	LAN
Port6	LAN	Port5	Un-used
Port7	HDD		
Port8	ODD		
Port9	WLAN		
Port10	Un-used		
Port11	SSDx2		
Port12	SSDx2/ SATA2		

USB3.0 Port Mapping Table

USB3.0	Function
PORT-1	USB3.0 MB-1
PORT-2	Cobime USB3.0 Small Board
PORT-3	NC
PORT-4	NC

1005 Change Name from DEVSLP2 to DEVSLP0  
 DEVSLP0 and GC6\_FB\_EN SWAP  
 1005 GPIO35 and ACC\_LED# SWAP

USB2.0 Port Mapping Table

USB2.0	Function
PORT-1	Cobime USB3.0 MB-1
PORT-2	Cobime USB3.0 Small Board
PORT-3	Camera
PORT-4	NC
PORT-5	IR CAM
PORT-6	Cobime USB3.0 Small Board
PORT-7	WLAN
PORT-8	Touch Screen
PORT-9	NC
PORT-10	NC

**PROJECT : G34A**  
 Quanta Computer Inc.

Size Custom	Document Number 12 - SKYPAKE 16/20 (PCIE/USB)	Rev 1A
Date: Tuesday, January 05, 2016 Sheet 12 of 47		

dGPU

Cardreader

LAN

HDD

ODD

WLAN




SSDx2

SSDx2/  
SATA2


DIS ONLY

DIS ONLY


+3V\_RTC\_2 [4,15]  
 +BAT\_RTC [4,15,29,30,34,47]  
 +1.0V\_DEEP\_SUS [5,9,15,37,47]  
 +3V [2,4,10,11,12,14,15,16,17,18,19,20,21,25,26,27,28,29,30,31,32,33,39,43,44,47]



RTC Clock 32.768KHz




RTC Circuitry(RTC)




External Crystal


The 24 MHz (50 Ohm ESR) XTAL used for Skylake-U needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-U.



Skylake (GPIO)



HDA Bus(CLG)




Skylake	BOARD_ID[8:7]	BOARD_ID[6:5]	Board ID [4:3]	BOARD_ID[2:1]	BOARD_ID0
Model	ID8 ID7	ID6 ID5	ID4 ID3	ID2 ID1	ID0
Definition	Reserve (Default = 00)	Reserve (Default = 00)	Reserve (Default = 00)	00 14" 01 15" 10 Reserve 11 Reserve	0 : UMA 1 : DIS

**PROJECT : G34A**  
Quanta Computer Inc.

Size Custom Document Number 14 - SKYPAKE 19/20 (GPIO) Rev 1A  
Date: Tuesday, January 05, 2016 Sheet 14 of 47


[4,10,11,12,14,16,18] -3V\_DEEP\_SUS  
 [9,13,16,37,38] +1.0V\_DEEP\_SUS  
 [5,9,37,47] +1.8V\_DEEP\_SUS  
 [4,13,29,30,34,47] +BAT\_RTC  
 [4,10,16,25,32,33,35,36,37,38,42,43,46,47] +3VSS

**PCH Internal VRM**  
 Ca and Cb close to CPU less than 100 mils






**Need apply PN**

**BU5**




Main BAT -->Ra  
 Coin BAT -->Rb (default)  
 20mils  
 1005 Change +3V\_RTC to +BAT\_RTC



	<b>PROJECT : G34A</b>		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number 15 - SKYPAKE 20/20(PCH POWER)	
Date: Tuesday, January 05, 2016		Sheet 15 of 47	










**PROJECT : G34A**  
**Quanta Computer Inc.**

BU5


Size	Document Number	Rev
Custom	17 - DDR3 DIMM0-STD(4.0H)	1A
Date: Tuesday, January 05, 2016	Sheet 17 of 47	




**Co-layer for ODT**  
From Intel MOW, ODT directly connection to CPU



**Local Thermal Sensor**  
DDR4 Thermal Sensor




**VREF DQ1 M1 Solution**




Main:AL001412003 EMC1412-1-ACZL-TR(98h)  
2nd:AL000431014 TMP431ADGKR(98h)

**PROJECT : G34A**  
**Quanta Computer Inc.**




BU5	Size	Document Number	Rev
	Custom	18 - DDR3 DIMM1-RV5(4.0H)	1A
Date: Tuesday, January 05, 2016	Sheet	18	of 47







PEX\_IOVDD + PEX\_IOVDDQ = 1.042A





PEX\_PLL\_HVDD + PEX\_SVDD\_3V3 = 143mA



PEX\_PLLVDD = 130mA



Power up sequence




if stuff Da,Db,Ra,Rb, do not stuff Ua,Ub,Ca,Cb,Rc,Rd


**PROJECT : G34A**  
**Quanta Computer Inc.**

Size	Document Number	Rev
Custom	N16S-GT (PCIe I/F) / NVDD	1A
Date: Tuesday, January 05, 2016	Sheet 19 of 47	







2/14 FBA	E18 VMA DQ0
FBA_D0	F18 VMA DQ1
FBA_D1	E16 VMA DQ2
FBA_D2	F17 VMA DQ3
FBA_D3	D20 VMA DQ4
FBA_D4	D21 VMA DQ5
FBA_D5	F20 VMA DQ6
FBA_D6	E21 VMA DQ7
FBA_D7	E15 VMA DQ8
FBA_D8	D15 VMA DQ9
FBA_D9	F15 VMA DQ10
FBA_D10	F13 VMA DQ11
FBA_D11	C13 VMA DQ12
FBA_D12	B13 VMA DQ13
FBA_D13	E13 VMA DQ14
FBA_D14	D13 VMA DQ15
FBA_D15	B15 VMA DQ16
FBA_D16	C16 VMA DQ17
FBA_D17	A13 VMA DQ18
FBA_D18	A15 VMA DQ19
FBA_D19	B18 VMA DQ20
FBA_D20	A18 VMA DQ21
FBA_D21	D22 VMA DQ22
FBA_D22	C19 VMA DQ23
FBA_D23	B24 VMA DQ24
FBA_D24	C23 VMA DQ25
FBA_D25	J21
FBA_D26	A25 VMA DQ26
FBA_D27	A24 VMA DQ27
FBA_D28	A21 VMA DQ28
FBA_D29	B21 VMA DQ29
FBA_D30	C20 VMA DQ30
FBA_D31	C21 VMA DQ31
FBA_D32	R22 VMA DQ32
FBA_D33	R24 VMA DQ33
FBA_D34	T22 VMA DQ34
FBA_D35	R23 VMA DQ35
FBA_D36	N25 VMA DQ36
FBA_D37	N26 VMA DQ37
FBA_D38	N23 VMA DQ38
FBA_D39	N24 VMA DQ39
FBA_D40	V23 VMA DQ40
FBA_D41	V22 VMA DQ41
FBA_D42	T23 VMA DQ42
FBA_D43	U22 VMA DQ43
FBA_D44	Y24 VMA DQ44
FBA_D45	AA24 VMA DQ45
FBA_D46	Y22 VMA DQ46
FBA_D47	AA23 VMA DQ47
FBA_D48	AD27 VMA DQ48
FBA_D49	AB25 VMA DQ49
FBA_D50	AD26 VMA DQ50
FBA_D51	AC25 VMA DQ51
FBA_D52	AA27 VMA DQ52
FBA_D53	AA26 VMA DQ53
FBA_D54	W26 VMA DQ54
FBA_D55	Y25 VMA DQ55
FBA_D56	R26 VMA DQ56
FBA_D57	T25 VMA DQ57
FBA_D58	N27 VMA DQ58
FBA_D59	R27 VMA DQ59
FBA_D60	Y26 VMA DQ60
FBA_D61	V27 VMA DQ61
FBA_D62	W27 VMA DQ62
FBA_D63	W25 VMA DQ63







[28] FBA_CMD0	C27	FBA_CMD0
[23] FBA_CMD1	C26	FBA_CMD1
[28] FBA_CMD2	E24	FBA_CMD2
[23] FBA_CMD3	D27	FBA_CMD3
[23,24] FBA_CMD4	D26	FBA_CMD4
[23,24] FBA_CMD5	F25	FBA_CMD5
[23,24] FBA_CMD6	F26	FBA_CMD6
[23,24] FBA_CMD7	F23	FBA_CMD7
[23,24] FBA_CMD8	G22	FBA_CMD8
[23,24] FBA_CMD9	G23	FBA_CMD9
[23,24] FBA_CMD10	G24	FBA_CMD10
[23,24] FBA_CMD11	G22	FBA_CMD11
[23,24] FBA_CMD12	F27	FBA_CMD12
[23,24] FBA_CMD13	G25	FBA_CMD13
[23,24] FBA_CMD14	G27	FBA_CMD14
[23,24] FBA_CMD15	G26	FBA_CMD15
[23,24] FBA_CMD16	M24	FBA_CMD16
[24] FBA_CMD17	M23	FBA_CMD17
[24] FBA_CMD18	K24	FBA_CMD18
[24] FBA_CMD19	K23	FBA_CMD19
[23,24] FBA_CMD20	M27	FBA_CMD20
[23,24] FBA_CMD21	M26	FBA_CMD21
[23,24] FBA_CMD22	M25	FBA_CMD22
[23,24] FBA_CMD23	K25	FBA_CMD23
[23,24] FBA_CMD24	J24	FBA_CMD24
[23,24] FBA_CMD25	J23	FBA_CMD25
[23,24] FBA_CMD26	J25	FBA_CMD26
[23,24] FBA_CMD27	J24	FBA_CMD27
[23,24] FBA_CMD28	K27	FBA_CMD28
[23,24] FBA_CMD29	K25	FBA_CMD29
[23,24] FBA_CMD30	J27	FBA_CMD30
[23,24] FBA_CMD31	J26	FBA_CMD31



FBA_DQM0	D19 VMA DM0
FBA_DQM1	D14 VMA DM1
FBA_DQM2	C17 VMA DM2
FBA_DQM3	C22 VMA DM3
FBA_DQM4	P24 VMA DM4
FBA_DQM5	W24 VMA DM5
FBA_DQM6	AA25 VMA DM6
FBA_DQM7	U25 VMA DM7

FBA_DQS_WP0	F19 VMA WDS0
FBA_DQS_WP1	C15 VMA WDS1
FBA_DQS_WP2	B16 VMA WDS2
FBA_DQS_WP3	B22 VMA WDS3
FBA_DQS_WP4	R25 VMA WDS4
FBA_DQS_WP5	W23 VMA WDS5
FBA_DQS_WP6	AB28 VMA WDS6
FBA_DQS_WP7	T26 VMA WDS7


FBA_DQS_RN0	F19 VMA RDS0
FBA_DQS_RN1	C14 VMA RDS1
FBA_DQS_RN2	A16 VMA RDS2
FBA_DQS_RN3	A22 VMA RDS3
FBA_DQS_RN4	P25 VMA RDS4
FBA_DQS_RN5	W22 VMA RDS5
FBA_DQS_RN6	AB27 VMA RDS6
FBA_DQS_RN7	T27 VMA RDS7



if stuff Da,Ra, do not stuff Ua,Ca,Rb,Rc









For support GC6 2.0

if stuff stuff Ua, not stuff PD26



**PROJECT : G34A**  
Quanta Computer Inc.

Size Custom	Document Number <b>N16S-GT (MEMORY/GND)</b>	Rev 1A
Date: Tuesday, January 05, 2016		Sheet 20 of 47





**BU5**

**PROJECT : G34A**  
Quanta Computer Inc.

Size Custom	Document Number N16S-GT (DISPLAY)	Rev 1A
Date: Tuesday, January 05, 2016		Sheet 21 of 47





4.99k	CS24992FB26
10k	CS31002FB26
15k	CS31502FB24
20k	CS32002FB29
24.9k	CS32492FB16
30.1k	CS33012FB18
34.8k	CS33482FB06
45.3k	CS34532FB18





Table 15-2. Resistance Mapping to Hex Values


Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

VRAM Configuration Table ROM SI S F

RAM_CFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	Strapping	TOP B/S	QBC
0011	DDR3 256Mx16, 64bit, 2Gb,900MHz	Micron	MT41J256M16LY-091G:N	0x3	AKD59GSTL01	AKD59GSTL00
0100	DDR3 256Mx16, 64bit, 2Gb,900MHz	SAMSUNG	K4W4G1646E-BC1A	0x4	AKD5PGDT500	AKD5PGDT501
0101	DDR3 256Mx16, 64bit, 2Gb,900MHz	HYNIX	B5TC4G63CFR-NOC	0x5	AKD5PZDTW01	AKD5PZDTW02
1001	DDR3 512Mx16, 64bit, 4Gb,900MHz	Micron	MT41K512M16HA-107G:A	0x9	AKD5QGSTL05	AKD5QGSTL09
1111	DDR3 512Mx16, 64bit, 4Gb,900MHz	HYNIX	B5TC8G63CMR-11C	0xF	AKD5QPDTW00	AKD5QPDTW01

### GPIO ASSIGNMENTS

GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON	FB Clamp monitor
1	OUT	MEM_VDD_CTL	Memory VDD VID
2	OUT	LCD_BL_PWM	Panel Backlight PWM
3	OUT	LCD_VCC	PANEL POWER ENABLE
4	OUT	LCD_BLEN	PANEL BACKLIGHT ENABLE
5	OUT	Reserved	--
6	OUT	FB_CLAMP_TGL_REQ	Active low FB Clamp toggle request
7	OUT	3D VISION	3D VISION LEFT/RIGHT signal
8	I/O	OVERT	ACTIVE LOW THERMAL OVER TEMP
9	I/O	ALERT	ACTIVE LOW THERMAL ALERT
10	OUT	MEM_VREF_CTL	MEMMMORY_VREF CONTROL
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding




**PROJECT : G34A**  
Quanta Computer Inc.

Size Custom	Document Number N16S-GT (GPIO/STRAPS)	Rev 1A
Date: Tuesday, January 05, 2016   Sheet 22 of 47		



Rank0

HYU 256Mx16, H5TC4G63CFR-NOC QBC PN : AKD5PZDTW02---TOP B/S PN : AKD5PZDTW01  
 MIC 256Mx16, MT41J256M16LY-091G-N QBC PN : AKD59GSTL00---TOP B/S PN : AKD59GSTL01  
 SAM 256Mx16, K4W4G1646E-BC1A QBC PN : AKD5PGDT501---TOP B/S PN : AKD5PGDT500



stuff R1124 for Hynix 8Gb DDP VRAM

reserve for Hynix 8Gb DDP VRAM

SDDR3_BGA100		
	0..31	32..63
CMD0	CS0*	
CMD1	CS1*	
CMD2	ODT	
CMD3	CKE	
CMD16		CS0*
CMD17		CS1*
CMD18		ODT
CMD19		CKE

SNN FBAO ODT1	J1	NC/ODT1
SNN FBAO CKE1	J9	NC/CKE1
SNN FBAO CS1	L1	NC/CS1
SNN FBAO ZQ1	L9	NC/ZQ1

stuff R1125 for Hynix 8Gb DDP VRAM


**PROJECT : G34A**  
**Quanta Computer Inc.**

BU5

Size Custom	Document Number	Rev 1A
	DDR3L - RANK0	
Date: Tuesday, January 05, 2016	Sheet 23 of 47	

Rank0

HYU 256Mx16, H5TC4G63CFR-NOC QBC PN : AKD5PZDTW02---TOP B/S PN : AKD5PZDTW01  
MIC 256Mx16, MH41J256M16LY-091G-N QBC PN : AKD5G5STL00---TOP B/S PN : AKD5G5STL01  
SAM 256Mx16, K4W4G1646E-BC1A QBC PN : AKD5PGDT501---TOP B/S PN : AKD5PGDT500




stuff R1124 for Hynix 8Gb DDP VRAM

stuff R1124 for Hynix 8Gb DDP VRAM


**PROJECT : G34A**  
Quanta Computer Inc.

Size Custom Document Number **DDR3L - RANK0** Rev 1A  
Date: Tuesday, January 05, 2016 Sheet 24 of 47


# LID Switch





# Touch screen



# eDP Conn.














- [2] INT\_eDP\_TXP0 C7016 0.1U/16V\_4 INT\_eDP\_TXP0\_C
  - [2] INT\_eDP\_TXN0 C7017 0.1U/16V\_4 INT\_eDP\_TXN0\_C
  - [2] INT\_eDP\_TXP1 C7018 0.1U/16V\_4 INT\_eDP\_TXP1\_C
  - [2] INT\_eDP\_TXN1 C7019 0.1U/16V\_4 INT\_eDP\_TXN1\_C
  - [2] INT\_eDP\_TXP2 C7020 0.1U/16V\_4 INT\_eDP\_TXP2\_C
  - [2] INT\_eDP\_TXN2 C7023 0.1U/16V\_4 INT\_eDP\_TXN2\_C
  - [2] INT\_eDP\_TXP3 C7024 0.1U/16V\_4 INT\_eDP\_TXP3\_C
  - [2] INT\_eDP\_TXN3 C7025 0.1U/16V\_4 INT\_eDP\_TXN3\_C
  - [2] INT\_eDP\_AUXN C7026 0.1U/16V\_4 INT\_eDP\_AUXN\_C
  - [2] INT\_eDP\_AUXP C7027 0.1U/16V\_4 INT\_eDP\_AUXP\_C
- 9/23 swap pin
- [2] PCH\_DPST\_PWM R7013 10.4 BRIGHT
  - [2] PCH\_LVDS\_BLON R7014 0.4 LVDS\_BLON1
  - [2] PCH\_DISP\_ON R7015 0.4 DISP\_ON



**PROJECT : G34A**  
**Quanta Computer Inc.**








Size	Document Number	Rev
Custom	LCD CONN/LID/CAM	2A

Date: Tuesday, January 05, 2016 Sheet 25 of 47




	<b>PROJECT : G34A</b> Quanta Computer Inc.		
	Size Custom	Document Number <b>Azalia ALC3259-CG</b>	Rev 1A
	Date: Tuesday, January 05, 2016		Sheet 26 of 47

HDMI CONN



Head Phone out



**PROJECT : G34A**  
**Quanta Computer Inc.**

BU5

Size	Document Number	Rev
Custom	HP AMP HPA022642RTJR	1A


Date: Tuesday, January 05, 2016 | Sheet 27 of 47









KEYBOARD Con.




Touch Pad Connector




KB LIGHT CONN




Power Button Connector



FAN CONN



IR CAM




1015 Add IR CAM circuit

**PROJECT : G34A**  
Quanta Computer Inc.


BU5	Size Custom	Document Number KB	Rev 1A
Date: Tuesday, January 05, 2016		Sheet 30 of 47	




### Mini Card WLAN/BT(Optional)







### Support Wake Function(Reserve)



### For EMI Suggestion





1020 del EC\_PCIE\_WAKE# circuit




## SATA ODD


### Bypass CAP close conn



High : ODD power down  
Low : ODD power on



## HDD



	<b>PROJECT : G34A</b>		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number <Doc>	
Date: Tuesday, January 05, 2016		Sheet 32 of 47	







# DC/DC +3VS5/+5VS5

- +VIN [25,30,32,34,36,37,39,40,41,42,44,45,47]
- +3VS5 [4,10,15,16,25,32,33,36,37,38,42,43,46,47]
- +5VS5 [4,25,26,29,36,37,38,39,40,41,43,44,45,46]
- +3VPCU [6,13,30,32,33,34,42,47]
- +5VPCU [26,34,43,46]

Do Not add test pad on VCC & LDO pin




**+3.3 Volt +/- 5%**  
**TDC:8A**  
**EDP:9A**



2014/12/12 updated

Do Not add test pad on VCC & LDO pin



**+5 Volt +/- 5%**  
**TDC:8A**  
**EDP:9A**

USB Charge Support	Ra	Rb
VINE (No support)	Stuff	NA
ENVY (Support)	NA	Stuff


Do Not add test pad on VCC & LDO pin

**PROJECT : G34A**  
**Quanta Computer Inc.**


Size Custom Document Number **3/5VPCU(RT8243A)** Rev 1A


Date Tuesday, January 05, 2016 Sheet 35 of 47

- +VIN [25,30,32,34,35,37,39,40,41,42,44,45,47]
- +5VS5 [4,25,26,29,35,37,38,39,40,41,43,44,45,46]
- +1.2VSUS [3,6,17,18,38,46]
- DDR\_VTT [17,18]






20151015 updated



 <b>BU5</b> <small>Tuesday, January 05, 2016</small>	<b>PROJECT : G34A</b>		<b>Rev</b>
	Quanta Computer Inc.		
Size	Document Number	DDR3 (RT8231B)/1.8VS5	1A
Sheet	36	of 47	



- +VIN [25,30,32,34,35,36,39,40,41,42,44,45,47]
- +3VSS [4,10,15,16,25,32,33,35,36,38,42,43,46,47]
- +5VSS [4,25,26,29,35,36,38,39,40,41,43,44,45,46]
- +1.0V\_DEEP\_SUS [9,13,15,16,38]
- +1.8V\_DEEP\_SUS [5,9,15,47]
- +1.8V [26]



	<b>PROJECT : G34A</b>		
	Quanta Computer Inc.		
	Size Custom	Document Number <b>+1.1VSS (RT8228)/2.5V</b>	Rev 1A
Date: Tuesday, January 05, 2016   Sheet 37 of 47			

- +1.0V [2,4,6,16,33]
- +3VS5 [4,10,15,16,25,32,33,35,36,37,42,43,46,47]
- +5VS5 [4,25,26,29,35,36,37,39,40,41,43,44,45,46]
- +VCCIO [2,6,16]
- +1.2VSUS [3,6,17,18,36,46]
- +VCCSTPLL [2,4,5,8,9,39]
- +1.0V\_DEEP\_SUS [9,13,15,16,37]
- +1.2V\_VCCPLL\_OC [6]
- MAINON [33,36,37,43]


**Volume Segment**

**Vcc\_ST: 0.12A**

**Vcc\_PLL: 0.12A**

**<= 10ms, full load ready**

**(Vcc\_ST+Vcc\_PLL)**



**Volume Segment**



**Vcc\_STG: 0.04A**

**Vcc\_IO: 3.4A**

**<= 10ms full load ready**


**Imax:0.04A**

**Imax:3.4A**




**<= 240us, full load ready**

**TDC:0.26A**

	<b>PROJECT : G34A</b>		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number <b>+1.0V/+VCCSTPLL</b>	
Date: Tuesday, January 05, 2016		Sheet 36 of 47	


- +3V [2,4,10,11,12,13,14,15,16,17,18,19,20,21,25,26,27,28,29,30,31,32,33,43,44,47]
- +5V [25,26,27,30,32,43]
- +VIN [25,30,32,34,35,36,37,40,41,42,44,45,47]
- +5VPCU [26,34,35,43,46]
- +VCCSA [6,41]
- +VCCGT [7,40]
- +VCCSTPLL [2,4,5,6,9,38]




**PROJECT : G34A**  
Quanta Computer Inc.

Size Custom	Document Number CPU VR IC (NCP81206)	Rev 2A
Date: Tuesday, January 05, 2016	Sheet 39	of 47


- +5V [25,26,27,30,32,43]
- +VIN [25,30,32,34,35,36,37,39,41,42,44,45,47]
- +5VPCU [26,34,35,43,46]
- +VCCGT [7,39]




**For U23e --> Add These Components**



	<b>PROJECT : G34A</b>		Rev 2A
	Quanta Computer Inc.		
	Size Custom	Document Number +VCCSA (NCP81253)	
Date: Tuesday, January 05, 2016   Sheet 40 of 47			





VCCSA



	<b>PROJECT : G34A</b>	
	Quanta Computer Inc.	
	Size Custom	Document Number <b>+VCCORE/VCCSA (NCP81253)</b>
Date: Tuesday, January 05, 2016		Sheet 41 of 47

- +VIN [25,30,32,34,35,36,37,39,40,41,44,45,47]
- +3VPCU [6,13,30,32,33,34,35,47]
- +VCC\_EOPIO [5]
- +VCC\_EDRAM [5]



**+VCC\_EDRAM +/- 5%**  
**Countinue current:4.5A**  
**Peak current:6A**

**VCC\_EDRAM**

LP#	C1	C0	Vout
0	X	X	0
1	0	0	0.8
1	0	1	0.95
1	1	0	1.0
1	1	1	1.05



**MODE**

	VR rail	Resistor
M1	VCCIO	0
M2	PRIMCORE	Float
M3	EDRAM/EOPIO	100K
M4	other	150K

**PROJECT : G34A**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>+VCC_EDRAM (NB681)_23E</b>	Rev
Date: Tuesday, January 05, 2016   Sheet 42 of 47		

- +3V [2,4,10,11,12,13,14,15,16,17,18,19,20,21,25,26,27,28,29,30,31,32,33,39,44,47]
- +5V [25,26,27,30,32]
- +VIN [25,30,32,34,35,36,37,39,40,41,42,44,45,47]
- +3VS5 [4,10,15,16,25,32,33,35,36,37,38,42,46,47]
- +5VS5 [4,25,26,29,35,36,37,38,39,40,41,44,45,46]
- +3VSUS [30]
- +5V\_CAM
- +3VLAVCC [28]





BU5 EE









- +VIN [25,30,32,34,35,36,37,39,40,41,42,44,45,47]
- +3VS5 [4,10,15,16,25,32,33,35,36,37,38,42,43,47]
- +5VS5 [4,25,26,29,35,36,37,38,39,40,41,43,44,45]
- +3V\_GFX [19,21,22,44,45]
- +3V\_AON [19,22]
- +1.2VSUS [3,6,17,18,36,38]
- +1.05V\_GFX [19,20,21]





20160105 updated



	<b>PROJECT : G34A</b>		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number LIDS/W for storage mode	
Date: Tuesday, January 05, 2016		Sheet 47 of 47	