





<http://hobi-elektronika.net>




[BLOCK DIAGRAM]

REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION	TITLE	GILIA Main Board Rev.03	
						DRAW. NO.	C1CP272450-X3	CUST.
						FUJITSU LTD.		SHEET 2 / 91
	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	



**\$V01L10**  
Added parts




**\$V01L11**  
Added part

[Reserved parts]

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03	
						DRAW. NO.	C1CP272450-X3	CUST.
						FUJITSU LTD. SHEET 3 / 91		
	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	

\$V02L01  
Added parts(DemitasNX Result)




REV		DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03	
DATE		2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	CUST.
FUJITSU LTD.							SHEET	4 / 91	

<http://hobi-elektronika.net>


FSB	FSA	Function
0	0	Reserved
0	1	133MHz Host CLK
1	0	200MHz Host CLK
1	1	166MHz Host CLK

PLL FSAについては、分岐するまでの配線幅を2倍にすること




#ブラットフォーム回路図よりネット名変更



#TV-BAY挿入によるCLK\_REQ検討




#DPST時は不要なのでUMAモデル未実装?



\$V02L01 Changed connection

Option pin	target	Low	High
SEL_LCDCCLK#/PCICLK4	58pin	LCDCCLK	SRC0
SEL_27MHz/PCICLK3	57pin	DOT96	27MHz



Fujitsu  
Proprietary & Confidential

\$V01L13  
Changed parts

\$V03L04  
Changed part

[PLL-1]


REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION
DATE	2006.01.26	DESIGN	Seki	CHECK	Yamada
				APPR	Miura

TITLE	GILIA Main Board Rev.03
DRAW. NO.	C1CP272450-X3
CUST.	
FUJITSU LTD.	SHEET 5 / 91

<http://hobi-elektronika.net>

※のバターのラインインピーダンスは55Ωで引くと(4mil幅)  
また、各対のクロックライン同士の間隔(CPUCLK0,CPUCLK0#  
間など)は信号線間インピーダンス100Ωで引くと(9mil幅)

※このページの部品はPLL近傍に配置すること



**\$V01L13**  
Changed parts  
Dumping Resistor: 33ohm -> 0ohm

**\$V01L08**  
Changed connection


**\$V01L02**  
Added parts

**\$V01L02**  
Added parts


※分岐によるスタブは最短とすること

[PLL-2]

REV.	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
						DRAW. NO.	C1CP272450-X3
						CUST.	
						FUJITSU LTD.	SHEET 6 / 91




GPU\_ADSTB#0 and GPU\_ADSTB#1 should be guarded with GND1 respectively.  
 GPU\_DSTBx#[0:3] pair should be guarded with GND1 respectively.




These 4 resistors should be placed within 0.5 inch of CPU. The pattern width of CPU\_COMP0/2 is more than 18 mil. The pattern width of CPU\_COMP1/3 is more than 5 mil.





VCCSENSE, VSSSENSEは線幅0.2mmでかつ平行に配線すること



MVP-6

VID6	VID5	VID4	VID3	VID2	VID1	VID0	V
0	0	0	0	0	0	0	15000
0	0	0	0	0	0	1	14875
0	0	0	0	0	1	0	14750
0	0	0	0	0	1	1	14625
0	0	0	0	1	0	0	14500
0	0	0	0	1	0	1	14375
0	0	0	0	1	1	0	14250
0	0	0	0	1	1	1	14125
0	0	0	1	0	0	0	14000
0	0	0	1	0	0	1	13875
0	0	0	1	0	1	0	13750
0	0	0	1	0	1	1	13625
0	0	0	1	1	0	0	13500
0	0	0	1	1	0	1	13375
0	0	0	1	1	1	0	13250
0	0	0	1	1	1	1	13125
0	0	1	0	0	0	0	13000
0	0	1	0	0	0	1	12875
0	0	1	0	0	1	0	12750
0	0	1	0	1	0	0	12625
0	0	1	0	1	0	1	12500
0	0	1	0	1	0	1	12375
0	0	1	1	0	1	0	12250
0	0	1	1	0	1	1	12125
0	0	1	1	0	0	0	12000
0	0	1	1	0	0	1	11875
0	0	1	1	0	1	0	11750
0	0	1	1	1	0	1	11625
0	0	1	1	1	0	0	11500
0	0	1	1	1	0	1	11375
0	0	1	1	1	1	0	11250
0	0	1	1	1	1	1	11125
0	1	0	0	0	0	0	11000
0	1	0	0	0	0	1	10875
0	1	0	0	0	1	0	10750
0	1	0	0	0	1	1	10625
0	1	0	0	1	0	0	10500
0	1	0	0	1	0	1	10375
0	1	0	0	1	0	1	10250
0	1	0	0	1	1	0	10125
0	1	0	1	0	0	0	10000
0	1	0	1	0	0	1	9875
0	1	0	1	0	1	0	9750
0	1	0	1	1	0	0	9625
0	1	0	1	1	0	0	9500
0	1	0	1	1	0	1	9375
0	1	0	1	1	1	0	9250
0	1	0	1	1	1	1	9125
0	1	1	0	0	0	0	9000
0	1	1	0	0	0	1	8875
0	1	1	0	0	1	0	8750
0	1	1	0	0	1	1	8625
0	1	1	0	1	0	0	8500
0	1	1	0	1	0	1	8375
0	1	1	0	1	1	0	8250
0	1	1	0	1	1	1	8125
0	1	1	1	0	0	0	8000
0	1	1	1	0	0	1	7875
0	1	1	1	0	1	0	7750
0	1	1	1	0	1	1	7625
0	1	1	1	1	0	0	7500
0	1	1	1	1	0	1	7375
0	1	1	1	1	1	0	7250
0	1	1	1	1	1	1	7125
1	0	0	0	0	0	0	7000
1	0	0	0	0	0	1	6875
1	0	0	0	0	1	0	6750
1	0	0	0	0	1	1	6625
1	0	0	0	1	0	0	6500
1	0	0	0	1	0	1	6375
1	0	0	0	1	1	0	6250
1	0	0	0	1	1	1	6125
1	0	0	1	0	0	0	6000
1	0	0	1	0	0	1	5875
1	0	0	1	0	1	0	5750
1	0	0	1	0	1	1	5625
1	0	0	1	1	0	0	5500
1	0	0	1	1	0	1	5375
1	0	0	1	1	1	0	5250
1	0	0	1	1	1	1	5125
1	0	1	0	0	0	0	5000
1	1	1	1	1	1	1	00000

[CPU-2 Power/GND]





<http://hobi-elektronika.net>

\$V02L08  
Changed connection


PWR\_CPUCORE

**CPU  
Yonah**



CORE電源のコンデンサについて配置が困難な場合は、場所、数について要相談。


※下記の抵抗/コンデンサの組については、CPU直下L1層のPWR\_CPUCOREのプレーンの4隅に配置すること




上記のコンデンサはCPUの各電源ピンの近傍に配置すること。

**[CPU3 CAP]**


REV. DATE		DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03	
DATE		2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura
						DRAW. NO.	C1CP272450-X3	CUST.
						FUJITSU LTD.		SHEET 9 / 91




※CPUコネクタの近くに置くこと





※ピンスワップ可



※ICH7Mの近くに配置すること






\$V02L01 Added parts  
※CPUの端子直近に配置すること




FSB Frequency	BSEL 2	BSEL 1	BSEL 0
533MHz	L	L	H
667MHz	L	H	H

CPU	BSEL2 FSC	BSEL1 FSB	BSEL0 FSA
CK410M			
100MHz	H	L	H
133MHz	L	L	H
166MHz	L	H	H

\$V02L01 Changed parts




[CPU-4 Pull-up/Pull-down]



These resistors and capacitors should be placed within 3 inches of GMCH.

**CPU\_ADSTB#0 and CPU\_ADSTB#1 should be guarded with GND1 respectively.**  
**CPU\_DSTBx#[0:3] pair should be guarded with GND1 respectively.**



**Layout Note:**  
Place these 4 resistors  
close to GMCH

# SEAWINDのCFG9にPullDown有り。  
0に設定するとPEGの15.0が回転するのでは？  
(EDS V1.5)


※上記のコンデンサは端子直近に配置すること。

※直下に配置(スタブ0とする)

※本枠内の部品は端子直近に配置すること。

**GMCH Strapping Option**


PIN	Function
CFG5 (DMI x2 Select)	Low = DMI x 2 High = DMI x 4 (Default)
CFG6 (Calistoga Select)	Low = Reserved High = Calistoga (Default)
CFG7 (CPU Strap)	Low = Reserved High = Mobile CPU (Default)
CFG9 (PCI-E Lane Reversal)	Low = Reverse Lanes High = Normal operation (Default)
CFG11 (FSB x4 Select)	Low = FSB x 4 High = FSB x 8 (Default)
CFG16 (FSB Dynamic ODT)	Low = Dynamic ODT Disabled High = Dynamic ODT Enabled (Default)
CFG18 (VCC Select)	Low = 1.05V (Default) High = 1.5V
CFG19 (DMI Lane Reversal)	Low = Normal (Default) High = Reverse Lanes
CFG20 (SDVO/PCIe concurrent)	Low = Only SDVO or PCIe x1 Operational (Default) High = SDVO and PCIe x1 are Operating simultaneously



**[GMCH-2]**

<http://hobi-elektronika.net>

**Layout Note:**  
Place these resistors  
close to GMCH




- EXP\_A\_TXN0 C101 1 2 0.1uF 10V RK >>>PEG\_TXN0 64
- EXP\_A\_TXP0 C102 1 2 0.1uF 10V RK >>>PEG\_TXP0 64
- EXP\_A\_TXN1 C103 1 2 0.1uF 10V RK >>>PEG\_TXN1 64
- EXP\_A\_TXP1 C104 1 2 0.1uF 10V RK >>>PEG\_TXP1 64
- EXP\_A\_TXN2 C105 1 2 0.1uF 10V RK >>>PEG\_TXN2 64
- EXP\_A\_TXP2 C106 1 2 0.1uF 10V RK >>>PEG\_TXP2 64
- EXP\_A\_TXN3 C107 1 2 0.1uF 10V RK >>>PEG\_TXN3 64
- EXP\_A\_TXP3 C108 1 2 0.1uF 10V RK >>>PEG\_TXP3 64
- EXP\_A\_TXN4 C109 1 2 0.1uF 10V RK >>>PEG\_TXN4 64
- EXP\_A\_TXP4 C110 1 2 0.1uF 10V RK >>>PEG\_TXP4 64
- EXP\_A\_TXN5 C111 1 2 0.1uF 10V RK >>>PEG\_TXN5 64
- EXP\_A\_TXP5 C112 1 2 0.1uF 10V RK >>>PEG\_TXP5 64
- EXP\_A\_TXN6 C113 1 2 0.1uF 10V RK >>>PEG\_TXN6 64
- EXP\_A\_TXP6 C114 1 2 0.1uF 10V RK >>>PEG\_TXP6 64
- EXP\_A\_TXN7 C115 1 2 0.1uF 10V RK >>>PEG\_TXN7 64
- EXP\_A\_TXP7 C116 1 2 0.1uF 10V RK >>>PEG\_TXP7 64
- EXP\_A\_TXN8 C120 1 2 0.1uF 10V RK >>>PEG\_TXN8 64
- EXP\_A\_TXP8 C122 1 2 0.1uF 10V RK >>>PEG\_TXP8 64
- EXP\_A\_TXN9 C123 1 2 0.1uF 10V RK >>>PEG\_TXN9 64
- EXP\_A\_TXP9 C124 1 2 0.1uF 10V RK >>>PEG\_TXP9 64
- EXP\_A\_TXN10 C125 1 2 0.1uF 10V RK >>>PEG\_TXN10 64
- EXP\_A\_TXP10 C126 1 2 0.1uF 10V RK >>>PEG\_TXP10 64
- EXP\_A\_TXN11 C128 1 2 0.1uF 10V RK >>>PEG\_TXN11 64
- EXP\_A\_TXP11 C131 1 2 0.1uF 10V RK >>>PEG\_TXP11 64
- EXP\_A\_TXN12 C133 1 2 0.1uF 10V RK >>>PEG\_TXN12 64
- EXP\_A\_TXP12 C134 1 2 0.1uF 10V RK >>>PEG\_TXP12 64
- EXP\_A\_TXN13 C135 1 2 0.1uF 10V RK >>>PEG\_TXN13 64
- EXP\_A\_TXP13 C136 1 2 0.1uF 10V RK >>>PEG\_TXP13 64
- EXP\_A\_TXN14 C137 1 2 0.1uF 10V RK >>>PEG\_TXN14 64
- EXP\_A\_TXP14 C138 1 2 0.1uF 10V RK >>>PEG\_TXP14 64
- EXP\_A\_TXN15 C139 1 2 0.1uF 10V RK >>>PEG\_TXN15 64
- EXP\_A\_TXP15 C140 1 2 0.1uF 10V RK >>>PEG\_TXP15 64

PCI-EXPRESS GRAPHICS

[GMCH-3 GFX]


REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03	
						DRAW. NO.	C1CP272450-X3	
						CUST.		
	2006.01.26	DESIGN	I. Seki	CHECK	Yamada	APPR	Miura	
FUJITSU LTD.							SHEET	13 / 91



REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION	TITLE	GILIA Main Board Rev.03
DATE	2006.01.26	DESIGN	Seki	Yamada	Miura	DRAW. NO.	C1CP272450-X3
FUJITSU LTD.						SHEET	14 / 91



<http://hobi-elektronika.net>




# Cap/Beads必要? (RDPD: 470uF, 0.1uF, 100 Ohm @ 100MHz)

**[GMCH-5 Power-1]**

**Fujitsu**  
Proprietary & Confidential

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
DATE	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura
						DRAW. NO.	C1CP272450-X3
						CUST.	
						FUJITSU LTD.	SHEET
							15 / 91






# On時シーケンスには問題ないが、  
Off時が厳しい。TVDACも同様。

# Cap必要? (RDDP: 10uF)


# ビーズ必要?



Disable Guidelines






Interface	Power	Connection
LVDS (If SDVO Disabled)	VCCD_LVDS	GND
	VCCA_LVDS	GND
	VCCTX_LVDS	GND
CRT	VCCA_CRTDAC	GMCH VCC Core
	VSSA_CRTDAC	GND
	VCC_SYNC	GND
S-OUT	VCCD_TVDAC	1.5V
	VCCD_Q_TVDAC	1.5V
	VCCA_TVDAC_A/B/C	1.5V
	VCCA_TVDBG	1.5V
	VSSA_TVDBG	GND

[GMCH-6 Power-2]



REV.	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	NO.	CUST.
						GILIA Main Board Rev.03		
						C1CP272450-X3		
						FUJITSU LTD.		
							17	91

[GMCH-7 Power-3]









[GMCH-8 CAP,GND]

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE
						GILIA Main Board Rev.03
						DRAW. NO. C1CP272450-X3
						CUST.
						FUJITSU LTD.
						SHEET 18 / 91

<http://hobi-elektronika.net>

※本項記載のコンデンサについては、DIMM Slotと同一の面に配置すること。

# コンデンサ配置見直し予定  
# スナバ、EMI用CAP追加予定  
# パネ追加?




※FG端子については、それぞれ2個以上のVIAを設けて端子直近でGND1へと接続すること。

[DDR2 DIMM Slot-1]






REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
						DRAW. NO.	C1CP272450-X3
						CUST.	
DATE	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura
FUJITSU LTD.						SHEET	15 / 91

<http://hobi-elektronika.net>

\*本項記載のコンデンサについては、DIMM Slotと同一の面に配置すること。



# コンデンサ配置見直し予定  
# スナバ、EMI用CAP追加予定  
# パネ追加?





※FG端子については、それぞれ2個以上のVIAを設けて端子直近でGND1へと接続すること。

[DDR2 DIMM Slot-2]

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
						DRAW. NO.	C1CP272450-X3
						CUST.	
						FUJITSU LTD.	SHEET 20 / 91

※本項の部品については、ピンスワップ可能である。  
配線を最優先とし、適宜ピンスワップを行うこと。  
また集合抵抗を個別抵抗へと分解してもよい。




\$V01L11  
Added parts

[DDR2 Termination]

REV.	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
		DESIGN	Seki	CHECK	Yamada	APPR	Miura
DATE: 2006.01.26						DRAW. NO.	C1CP272450-X3
						CUST.	
						FUJITSU LTD.	SHEET 21 / 91





※ICHのAF26ピン付近に配置すること。  
THERMTRIP#の分岐は最小にすること。  
THERMTRIP#およびTHERMTRIP#\_ICHは他の信号から0.5mmの  
GAPを確保すること。




Place R within 500 mils  
of ICH ball.

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
						DRAW. NO.	C1CP272450-X3
						CUST.	
						FUJITSU LTD.	SHEET 22 / 91





LPC (Default)	1	1
PCI	1	0
SPI	0	1


### ICH Boot BIOS Select



※分岐からB/Cまでの配線長は極力0に近づけること




PCIE AC coupling caps need to be within 250 mils of the driver.






R133, R139 should be placed less than 100 mils from ICH7.



SV01L07 Changed parts, Reserve -> Mount



Place this resistor within 500 mils of ICH.




SV03L03 Added pad

TITLE	GILIA Main Board Rev.03						
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION	CUST.	
	2006.01.26	DESIGN	Seki	CHECK	Yamada	Miura	
FUJITSU LTD.							SHEET 23 / 91

## [ICH7M-2]

<http://hobi-elektronika.net>



このページのコンデンサは ICH7Mの対応するピンから 2.54mm以内に配置すること。


これらの部品はそれぞれ指定したピンの直近に配置のこと。

Power Sequence によっては Diode の削除可能

[ICH7M-3 Power]

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
						DRAW. NO.	C1CP272450-X3
						CUST.	
						FUJITSU LTD.	SHEET 24 / 91

M4E	VSS	VSS	P28
A4	VSS[1]	VSS[98]	R1
A23	VSS[2]	VSS[99]	R11
B1	VSS[3]	VSS[100]	R12
B8	VSS[4]	VSS[101]	R13
B14	VSS[5]	VSS[102]	R14
B17	VSS[6]	VSS[103]	R15
B20	VSS[7]	VSS[104]	R16
B26	VSS[8]	VSS[105]	R17
B28	VSS[9]	VSS[106]	R18
C2	VSS[10]	VSS[107]	T6
C6	VSS[11]	VSS[108]	T12
C27	VSS[12]	VSS[109]	T13
D10	VSS[13]	VSS[110]	T14
D13	VSS[14]	VSS[111]	T15
D18	VSS[15]	VSS[112]	T16
D21	VSS[16]	VSS[113]	T17
D24	VSS[17]	VSS[114]	U4
D4	VSS[18]	VSS[115]	U12
E2	VSS[19]	VSS[116]	U13
F4	VSS[20]	VSS[117]	U14
F8	VSS[21]	VSS[118]	U15
F15	VSS[22]	VSS[119]	U16
F3	VSS[23]	VSS[120]	U17
F4	VSS[24]	VSS[121]	U24
F5	VSS[25]	VSS[122]	U25
F12	VSS[26]	VSS[123]	U26
F27	VSS[27]	VSS[124]	V2
F28	VSS[28]	VSS[125]	V13
G1	VSS[29]	VSS[126]	V15
G2	VSS[30]	VSS[127]	V24
G5	VSS[31]	VSS[128]	V27
G6	VSS[32]	VSS[129]	V28
G9	VSS[33]	VSS[130]	W6
G14	VSS[34]	VSS[131]	W24
G18	VSS[35]	VSS[132]	W25
G21	VSS[36]	VSS[133]	W26
G24	VSS[37]	VSS[134]	V3
G25	VSS[38]	VSS[135]	Y24
G26	VSS[39]	VSS[136]	Y27
H3	VSS[40]	VSS[137]	Y28
H4	VSS[41]	VSS[138]	AA1
H5	VSS[42]	VSS[139]	AA24
H24	VSS[43]	VSS[140]	AA25
H27	VSS[44]	VSS[141]	AA26
H28	VSS[45]	VSS[142]	AB4
J1	VSS[46]	VSS[143]	AB6
J2	VSS[47]	VSS[144]	AB11
J5	VSS[48]	VSS[145]	AB14
J24	VSS[49]	VSS[146]	AB16
J25	VSS[50]	VSS[147]	AB19
J26	VSS[51]	VSS[148]	AB21
K24	VSS[52]	VSS[149]	AB24
K27	VSS[53]	VSS[150]	AB27
K28	VSS[54]	VSS[151]	AB28
L13	VSS[55]	VSS[152]	AC2
L15	VSS[56]	VSS[153]	AC5
L24	VSS[57]	VSS[154]	AC9
L25	VSS[58]	VSS[155]	AC11
L26	VSS[59]	VSS[156]	AD1
M3	VSS[60]	VSS[157]	AD3
M4	VSS[61]	VSS[158]	AD4
M5	VSS[62]	VSS[159]	AD7
M12	VSS[63]	VSS[160]	AD8
M13	VSS[64]	VSS[161]	AD11
M14	VSS[65]	VSS[162]	AD15
M15	VSS[66]	VSS[163]	AD19
M16	VSS[67]	VSS[164]	AD23
M17	VSS[68]	VSS[165]	AE2
M24	VSS[69]	VSS[166]	AE4
M27	VSS[70]	VSS[167]	AE8
M28	VSS[71]	VSS[168]	AE11
N1	VSS[72]	VSS[169]	AE13
N2	VSS[73]	VSS[170]	AE18
N5	VSS[74]	VSS[171]	AE21
N6	VSS[75]	VSS[172]	AE24
N11	VSS[76]	VSS[173]	AE25
N12	VSS[77]	VSS[174]	AE2
N13	VSS[78]	VSS[175]	AE4
N14	VSS[79]	VSS[176]	AE8
N15	VSS[80]	VSS[177]	AE11
N16	VSS[81]	VSS[178]	AE27
N17	VSS[82]	VSS[179]	AE28
N18	VSS[83]	VSS[180]	AG1
N24	VSS[84]	VSS[181]	AG3
N25	VSS[85]	VSS[182]	AG7
N26	VSS[86]	VSS[183]	AG11
P3	VSS[87]	VSS[184]	AG14
P4	VSS[88]	VSS[185]	AG17
P12	VSS[89]	VSS[186]	AG20
P13	VSS[90]	VSS[187]	AG25
P14	VSS[91]	VSS[188]	AH1
P15	VSS[92]	VSS[189]	AH1
P16	VSS[93]	VSS[190]	AH7
P17	VSS[94]	VSS[191]	AH12
P24	VSS[95]	VSS[192]	AH23
P27	VSS[96]	VSS[193]	AH27
P27	VSS[97]	VSS[194]	AH27



\$V01L11  
Added parts

[ICH7M-4 GND/CAP]

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
						DRAW. NO.	C1CP272450-X3
						CUST.	
	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura
						FUJITSU LTD.	SHEET 25 / 91

※本項の部品については、ピンスワップ可能である。  
配線を最優先とし、適宜ピンスワップを行うこと。  
集合抵抗を個別抵抗へと分解する必要がある場合は設計者に連絡すること。















Table with columns: REV, DATE, DESIGN, CHECK, APPR, DESCRIPTION, TITLE, DRAW. NO., CUST., SHEET, of 91.

\$V01L02  
Added parts


\$V01L10  
Changed part  
Deleted part  
FL61



\$V03L01  
Added parts  
\$V03L04  
Changed parts  
\$V03L06  
Changed parts

\$V02L10  
Decided part number


REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03	
DATE	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	CUST.
						<b>FUJITSU LTD.</b>	SHEET	27 / 91




CBT3253 INPUTS FUNCTION  
 OE S1 S0 FUNCTION  
 L L L A port = B1 port  
 L L H A port = B2 port  
 L H L A port = B3 port  
 L H H A port = B4 port  
 H X X Disconnect

BUS	Device	Address
DIMM	DIMM0	A0h
	DIMM1	A4h
PMU	PMU	32h
PLL	PLL	D2h
THERMAL_LCD	THERMAL	5Ch
	LCD	A0h

Device	Hex	Address
ADT7473	5Ch	0101 110x b
MEM slot0	A0h	1010 000x b
MEM slot1	A4h	1010 010x b
PMU	32h	0011 001x b
LCD(SPWG)	A0h	1010 000x b




SPI_CS#_GPIO	Description
High	1st SPI is available.
Low	2nd SPI is available.





#評価用(TPシヨト時2nd ROMアクセス固定)

**Layout Note:**  
R135, R136 should be placed less than 100 mils from the serial flash device.



※R824~R829は、M33(BENN)の端子直近に配置すること  
R830は、M16(TPM)の端子直近に配置すること



**Layout Note:**  
RM28 should be placed close to ICH7M.


[BIOS]



A  
B  
C  
D  
E  
F  
G

A  
B  
C  
D  
E  
F  
G


※個別に位置指定します。




\$V02L03  
Added pads

				TITLE		GILIA Main Board Rev.03	
				DRAW. NO.		C1CP272450-X3	
				CUST.			
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION		
	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura
FUJITSU LTD.						SHEET	30 / 91









<http://hobi-elektronika.net>



REV.	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
	2006.01.26	DESIGN	Seki	Yamada	Miura	DRAW. NO.	C1CP272450-X3
						CUST.	
						FUJITSU LTD.	SHEET
							33 / 91




[PCMCIA Power]

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
						DRAW. NO.	C1CP272450-X3
						CUST.	
						FUJITSU LTD.	SHEET 34 / 91

\$V01L02 Changed part CN6  
コネクタ変更のためピンサイン変更

Deleted part FL11  
Changed connection


\$V02L09  
Changed part C419




※JCE1x#, JCE2x#, JOEx#, JWEx#は、  
データベースとの平行配線とならないように配線すること。  
※FGはGND1に接続すること。

[PCMCIA-Connector]


REV		DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
DATE		2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura
FUJITSU LTD.							SHEET	35 / 91



State	TPM VDD	TPM VSB	TPM CLK	32K CLK	TPM LPCPD#
S0,S1,S2	ON	ON	Active	Active	High
S3	OFF	ON	Inactive	Active	H => L before S3
S4,S5	OFF	OFF	Inactive	Inactive	Low







\$V02L01  
Delete part R802

\$V01L08  
Changed connection

\$V03L05  
Changed parts



# CRT Portに保護ダイオードを実装しないため、  
FETを使用するとESD破壊の危険がある。  
そのため、従来どおりMPN-Tyを使用する。

[Buffer/LV Shift]

REV.	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
						DRAW. NO.	C1CP272450-X3
						CUST.	
						FUJITSU LTD.	SHEET 37 / 91

<http://hobi-elektronika.net>



※回路図中の\*印はAnalogLineのため、0.25mm以上の幅で配線し、可能な限りGND/AUDでカバー(上下層を含む)すること。



REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03	
						DRAW. NO.	C1CP272450-X3	
						CUST.		
DATE	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	
FUJITSU LTD.							SHEET	38 / 91

[Audio CODEC]


\$V02L01 Deleted parts M19 and others



TITLE	GILIA Main Board Rev.03		
DRAW. NO.	C1CP272450-X3	CUST.	
REV.	DATE	DESIGN	CHECK
1	2006.01.26	DESIGN	Seki
		APPR	Yamada
		APPR	Miura
FUJITSU LTD.			SHEET 35 / 91




<http://hobi-elektronika.net>

**\$V02L04**  
Added parts, Changed connection




[Audio Int-Mic]


REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
DATE	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura
						DRAW. NO.	C1CP272450-X3
						CUST.	
						FUJITSU LTD.	SHEET / 40 / 91



※上記のコンデンサは、GND1とGNDAUDの分割をまたぐように配置すること






\$V01L06 Mount -> Reserve



\$V02L08 Changed drawing.


REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
						DRAW. NO.	C1CP272450-X3
						CUST.	
						FUJITSU LTD.	SHEET 41 / 91



Base I/O Address

GPIO11	Address
0	02E
1	04E





Fujitsu  
Proprietary & Confidential


\$V01L08  
Deleted parts X6,C545,C547  
Added part R792

\$V02L03  
Changed connection

[LAN-1]

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
						DRAW. NO.	C1CP272450-X3
						CUST.	
						FUJITSU LTD.	SHEET / 43 / 91

<http://hobi-elektronika.net>



46 LAN\_RST#  
12.23.29.30.34.36.42.45.50.51.64.83 PLT\_RST#

\$V03L01 Deleted part R306  
Moved R931, R309 to P63






46 LAN\_PON#  
23.46.73.74.80.83 SUSC#  
23.42.46.68.80 SUSB#

\$V02L01 Deleted part D14  
Added parts D76, D77


Fujitsu  
Proprietary & Confidential

\$V03L01 Added parts  
\$V03L04 Mount -> Reserve R938, M75  
Reserve -> Mount R302

Max 600mA




※FGへと接続すること  
(VIAでの内層GNDへの接続は行わない)



REV.	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
						DRAW. NO.	C1CP272450-X3
						CUST.	
						DATE	2006.01.26
						DESIGN	Seki
						CHECK	Yamada
						APPR	Miura
						FUJITSU LTD.	SHEET 44 / 91

[LAN-2]




PIN#	Signal	Pull-resistor
3	BT_DATA	PD <100K
5	BT_CHCLK	PD <100K
7	CLKREQ#	PD <100K
20	W_DISABLE#	PU <110K
44	LED WLAN#	PU <100K


Fujitsu  
Proprietary & Confidential

[MiniCard]

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
NO.	2006.01.26	DESIGN	Seki	Yamada	Miura	DRAW.	C1CP272450-X3
						CUST.	
						FUJITSU LTD.	SHEET
							45 / 91









R\_delay  
Min: 1.0M ohm  
Typ: 2.0M  
Max: 3.5M

Pwr1 threshold 6.5V

※CPU-DDCの直近に配置すること




49 OVERTEMP#



[Reset]






REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
						DRAW. NO.	C1CP272450-X3
						CUST.	
						FUJITSU LTD.	SHEET 48 / 91

[Thermal]







	CH7307	CH7312
Pin 26	BSCAN (PD)	SD_Key
Pin 27	Reserved (NC)	SC_Key
Pin 34	Reserved (NC)	BSCAN (PD)
Pin 35	Reserved (NC)	Reserved (PD)


[DVI Transmitter]

\$V01L02  
Changed connection CN11  
\$V01L05  
Changed connection CN11




\$V02L01  
Changed connection

※スタブ最小とすること




\$V02L01  
Changed connection



### [CN - BAY Board]

REV.	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
						DRAW. NO.	C1CP272450-X3
						CUST.	
						FUJITSU LTD.	SHEET 51 / 91

TPのスタブはできる限り短くすること。



#電流値 200mA MAX.  
リップルを 30mV Pk-Pk以下にすること。  
フィルタは実機確認後最終決定予定。

#システムは起動時にUSB Port 7にデバイスの有無を見に行く。  
VendorIDがBluetoothのものである場合、Bluetoothありの動作を行う。  
(FeiCaのVIDの場合またはデバイスの場合、Bluetoothなしと判断する。)  
Bluetoothありの場合は、BT12\_EXIST#でBTモジュールのバージョンを判別する。

CN12

1	N.C.	2	N.C.
3	N.C.	4	Reserved
5	N.C.	6	XIM_CLK
7	XIM_VCC	8	XIM_DATA
9	XIM_RST#	10	XIM_TX
11	GND	12	3VMAIN
13	USB_P0+	14	3VMAIN
15	USB_P0-	16	IR_RXA
17	GND	18	IR_MODE
19	USB_P1+	20	USB_OC#0
21	USB_P1-	22	USB_OC#1
23	GND	24	USB_OC#2
25	USB_P2+	26	5VSUS
27	USB_P2-	28	5VSUS
29	LCDCL#	30	5VSUS(Rsv)


CN to USB Board  
CA52244-2141

CN13

1	GND
2	NC
3	GND
4	NC
5	NC
6	NC
7	PIO5 BT_ACTIVE
8	RESET#
9	PIO3
10	NC
11	GND
12	PIO7
13	PIO2
14	PIO4 BT_PRIORITY /CH_CLOCK
15	PIO1
16	USB_D+
17	USB_D-
18	PIO6 NL_ACTIVE /CH_DATA
19	PIO0
20	VDD_3.3

CN to BT  
BT  
CA52237-8043



[CN - USB Board/BT Board]




\$V02L01  
Added pads.  
\$V02L10  
Changed parts

※RSxxは、はんだショート用パッドのため、パッド間のパターン接続はしないこと。  
(1pin - 2pin間をアードワークで接続しないこと。)

※RS1,RS2の配置は下の図参照。




※ST1,ST2は内層でGND1へと接続しないこと。



[MDC]

							TITLE GILIA Main Board Rev.03	
							DRAW. NO. C1CP272450-X3	
							CUST.	
REV.	DATE	DESIGN	CHECK	APPR	DESCRIPTION			
	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	
							FUJITSU LTD.	
							SHEET 53 / 91	

#各RGB配線について、スタブが最小となるように配線すること




\$V01L08  
Changed connection

\$V01L11  
Changed connection


\*dB', 0-Afpf\*{f', I-a+i, ASTD, 6-I-X-B  
DOCK\_CD1#, I3VSUS P.U.

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03	
						DRAW. NO.	C1CP272450-X3	CUST.
						FUJITSU LTD. SHEET 54 / 91		


※下記の抵抗は外部VGAの端子直近に配置すること  
分岐から抵抗までの配線長は極力0に近づけること



※下記の抵抗は外部VGAの端子直近に配置すること  
分岐から抵抗までの配線長は極力0に近づけること




# 配線イメージ



[VGA Jumper]

REV. DATE		DESIGN	CHECK	APPR.	DESCRIPTION	TITLE	GILIA Main Board Rev.03	
DATE		DESIGN	SEKI	CHECK	YAMADA	APPR	MIURA	CUST.
2006.01.26						FUJITSU LTD.		SHEET / 91

※本項に記載の素子はすべてCRT-CNの近く配置すること



※CN14の16pin,17pin(FC端子)は、それぞれ、L10層及びL11層にて指定のFGへと接続すること。

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
						DRAW. NO.	C1CP272450-X3
						CUST.	
	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura
						FUJITSU LTD.	SHEET 56 / 91

[CN - CRT]






<http://hobi-elektronika.net>



※回路図中の \*印はAnalogLineのため、0.25mm以上の幅で配線し、可能な限りGND/AUDでガード(上下層を含む)すること。  
 ガード配線が難しい場合は、他のデジタル信号に対し0.25mm以上のGAPを設けること。  
 AnalogLineとAnalogGNDの隣接はかまわない。

\$V02L01  
Added parts

※FL67, FL68, FL69はCN16の直近に配置すること。






※43pin, 45pinは表層で他のGND1パターンへ接続しないこと。



[CN - LCD]

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
						DRAW. NO.	C1CP272450-X3
						CUST.	
						FUJITSU LTD.	SHEET 58 / 91

#MIC CNは削除。LCD-CNにアサイン




本ページ中に記載されているフィルタ (FLxx) はそれぞれ接続されているコネクタの近くに配置し、フィルタ-コネクタ間の配線は非常に短く配線すること。  
 The filters in this page (referred with FLxx) have to be placed near each connector connecting to respective filters. The traces between connector and filter have to be short as much as possible.

本項中※印のついたパターンは、GND\_AUDでガードし、その上下はGND\_AUDのベタパターンで覆うこと。また、Mxの下の基板面およびその下の層には、デジタル系の信号線を配線しないこと。  
 The traces marked with ※ have to be guarded both side and both adjacent layer with AUD10GND. Underneath Mx on surface layer and in one more internal layer don't allow digital traces to be run.

[CN - Audio]

REV. DATE		DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
DATE	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura
FUJITSU LTD.						SHEET	58 / 91

KeyBoard Connector




\$V01L05 Deleted parts CN22,CN23



[CN - Keyboard]

REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION	TITLE	GILIA Main Board Rev.03
DATE	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura
FUJITSU LTD.						SHEET	60 / 91


※悪い例



※TPのスタブは極力短くすること。



※TPのスタブは極力短くすること。




※本項記載の部品については、それぞれ、各コネクタの近くに配置すること。

[CN - 1394/S-out/RF-SW]

REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION	TITLE	GILIA Main Board Rev.03
	2006.01.26	DESIGN	Seki	CHECK	Yamada	DRAW. NO.	C1CP272450-X3
					APPR	Miura	CUST.
						FUJITSU LTD.	SHEET 61 / 91





\$V02L03  
Changed connections  
Changed part to pad  
\$V02L11  
Changed parts

\$V02L01  
Changed connection

\$V02L05  
Deleted part R797  
Changed connection

\$V02L03  
Changed parts to pads  
\$V02L05  
Changed connection

\$V02L08  
Changed part

\$V03L01  
Changed part

\$V02L03  
Changed part to pad

\$V03L01  
Changed part

\$V02L10  
Decided part number

※部品下メタルパッド(65pin)は4隅にそれぞれVIAを設けてGND1に接続すること。

\$V02L04  
Added part  
\$V02L11  
Reserve -> Mount


Moved R931 and R309 from P44

\$V02L11  
Changed part

[LAN-3(Marvel)]

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
						DRAW. NO.	C1CP272450-X3
						CUST.	
						FUJITSU LTD.	SHEET 63 / 91










\$V02L09 Changed parts

[EXT-VGA-1]

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
NO.						DRAW.	C1CP272450-X3
DATE	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura
FUJITSU LTD.						SHEET	64 / 91



C5028はM44の直近に配置すること




C5028はM44の直近に配置すること


W02L03  
Changed connection  
W02L05  
Added part

[EXT-VGA-2]



REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	GILIA Main Board Rev.03
	2006.01.26	DESIGN	Seki	Yamada	Miura	DRAW. NO.	C1CP272450-X3
						CUST.	
FUJITSU LTD.						SHEET	65 / 91



							TITLE GILIA Main Board Rev 03	
							DRAW. NO. C1CP272450-X3	
							CUST.	
REV.	DATE	DESIGN	CHECK	APPR	DESCRIPTION			
					Yamada Miura			
							FUJITSU LTD.	
							SHEET 66 / 91	



#見直し予定



**POWER\_SEQUENCE/DISCHARGE**

							TITLE GILIA Main Board Rev.03	
							DRAW NO. C1CP272450-X3	
							CUST.	
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION			
	2006.01.26		Seki		Yamada	APPR	Miura	
							FUJITSU LTD.	
							SHEET 68 / 91	

# Gilia Power Supply

# Temporary

## Caution

See "design guide for power circuit" Keep design rule.

## Features

- 1/ Voltage Regulator for Mobile Yonah Processor (IMVP6)
- 2/ Calistoga Chipset (CoreVoltage=1.05V only)
- 3/ DDR2 533MHzSODIMM(Vddq=1.8V only)
- 4/ Internal VGA or ExVGA:S3 Gamma Chrome
- 5/ Quick Charging Power Supply (Target: 2.5hours)
- 6/ 19V AC Adaptor
- 7/ A circuit reducing a rush current from AC adaptor
- 8/ Internal Battery with 3 Seerial cells and Digital Interface
- 9/ Bay Battery with 3 Seerial cells and Analog Interface
- 10/ Common PortReplicator 2 support

## Power Contents

Contents	Page#	Contents	Page#
TopPage	69	<b>Node</b> DCIn,Battery	78
Delivery	70	PWR_1	79
<b>DDC</b> CPUCore1	71	Switch1	80
CPUCore2	72	<b>PMU</b> LUNA1 (PMU part)	82
1.05V/1.8V	73	LUNA2 (KBC part)	83
3.3V/5V	74	Etc0 (Common)	84
Charger	75	Etc1 (Battery1)	85
<b>LDO</b> System	76	Etc2 (Battery2)	86
PMU	77	<b>VGA</b> VGACore	88
		VGAMem	89
		VGA	90

## Voltage Regulator Spec.


<b>DDC</b>	CPUCore	TBD	33A <sub>typ</sub> / 44A <sub>peak</sub>
	1.05V <sub>Main</sub>	1.050V +/-5% (0.998V-1.102V)	5A <sub>typ</sub> / 6A <sub>peak</sub>
	1.8V <sub>Sus</sub>	1.800V +/-5% (1.710V-1.890V)	6A <sub>typ</sub> / 8A <sub>peak</sub>
	3.3V <sub>Std</sub>	3.300V +/-5% (3.135V-3.465V)	6A <sub>typ</sub> / 8A <sub>peak</sub>
	5V <sub>Sus</sub>	5.000V +/-5% (4.750V-5.250V)	6A <sub>typ</sub> / 8A <sub>peak</sub>
<b>Charger</b>	CV 3-serial	12.60V +/-1.2% (12.45V-12.75V)	CC 3.0A
<b>LDO</b>	DimmVtt	0.900V +/-100mV (0.800-1.000V)	+0.25A <sub>typ</sub> / +-1A <sub>peak</sub>
	1.5V <sub>Main</sub>	1.500V +/-5% (1.425V-1.575V)	2.3A
	2.5V <sub>Main</sub>	2.500V +/-5% (2.375V-2.625V)	0.5A
	3V <sub>ATVBG</sub>	3.300V +/-5% (3.135V-3.465V)	0.10A
	PMU	3.300V +/-2% (3.234V-3.366V)	30mA

Power/ TopPage

							TITLE	GILIA Main Board Rev.03
							DRAW NO.	C1CP272450-X3
							CUST.	
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION			
	2006.01.26	Seki			Yamada	Miura		
							FUJITSU LTD.	SHEET 69 / 91

# Power Delivery 2005/12/13

## Temporary




Power/ Delivery

							TITLE GILIA Main Board Rev.03	
							DRAW NO. C1CP272450-X3	
							CUST.	
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION		SHEET	
	2006.01.26	DESIGN	Seki	Yamada	APPR	Miura	70 / 91	
							FUJITSU LTD.	



\$V03L03  
Changed part to pad




2005.12.13  
Add NET:CPUCOREON

2005.12.13  
Change Parts:R516:4.3K 1/16W 0.5% -> 2.2K 1/16W 0.5%

26 DPRSLPVR  
# P26にR160あり。切り離しはそこで。


2005.12.13  
Change Parts:  
C795:1500pF 25V RK -> 2200pF 25V RK  
C796:330pF 50V RK -> None  
R518:150K 1/16W 0.5% -> 120K 1/16W 0.5%  
R520:150K 1/16W 0.5% -> 120K 1/16W 0.5%



\$V01L13  
Changed parts


# Power/ DDC/ CPUCore 1

								TITLE GILIA Main Board Rev.03	
								DRAW NO. C1CP272450-X3	
								CUST.	
REV.	DATE	DESIGN	CHECK	APPR	DESCRIPTION			FUJITSU LTD.	
	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	SHEET 71 / 91	



Power/ DDC/ CPUCore2

							TITLE		GILIA Main Board Rev.03		
							DRAW NO.		C1CP272450-X3		CUST.
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION						
	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	FUJITSU LTD.		SHEET 72 / 91	





Power/ DDC/ 1.05VMain, 1.8VSus

								TITLE		GILIA Main Board Rev.03	
								DRAW NO.		C1CP272450-X3	
								DESIGN		SEKI	
								CHECK		YAMADA	
								APPR		MIURA	
								DATE		2006.01.26	
								DESIGN		SEKI	
								CHECK		YAMADA	
								APPR		MIURA	
								FUJITSU LTD.		SHEET 73 / 91	

Frequency Select: FSEL(3pin)  
REF=300kHz  
GND=200kHz


I Limit: ILIM(4,5pin)  
VCC=75mV  
or  
V(ILIM)/10 V  
(50mV-200mV)

Under/Over Voltage Protection:  
OVP#(15pin)/UVP#(11pin)  
H=disable  
L=enable




MAX1533

MAX1533  
CA46710-0051



2005.12.13  
Change Parts:  
R779 None -> 62K 1/16W 0.5%  
AWS75 -> R833 27K 1/16W 0.5%







上記枠内の回路はL19の近くに配置すること

上記枠内の回路はL20の近くに配置すること

Power/ DDC/ 3VSTD,5VSUS


TITLE							GILIA Main Board Rev.03	
DRAW NO							C1CP272450-X3	
REV							CUST.	
DATE	DESIGN	CHECK	APPR	DESCRIPTION	FUJITSU LTD.			
2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	SHEET 74/91	





Power/ LDO/ SYS

							TITLE		GILIA Main Board Rev.03	
							DRAW NO.		C1CP272450-X3	
							CUST.			
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION		FUJITSU LTD.		SHEET	
									76 / 91	
	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura			





3.3V 50mA

**Power/ LDO/ PMU**


TITLE							GILIA Main Board Rev.03	
DRAW NO.							C1CP272450-X3	
REV. DATE							DESIGN CHECK APPR DESCRIPTION	
DATE							2006.01.26 DESIGN Seki CHECK Yamada APPR Miura	
FUJITSU LTD.							SHEET 77 / 91	





**Power/ Node/ DCIn, Battery CN**


							TITLE		GILIA Main Board Rev.03					
							DRAW NO.		C1CP272450-X3		CUST.			
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION			FUJITSU LTD.						
					DATE	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	SHEET	78 / 91




Power/ Node/ PWR\_1

							TITLE		GILIA Main Board Rev.03	
							DRAW NO.		C1CP272450-X3	
							CUST.			
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION		FUJITSU LTD.		SHEET	
	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura		79	91


### 3.3V 2.0A




### 3.3V 2.0A



### 3.3V 1.0A




### 5.0V 2.0A



# PWR\_BAY SW => Bay Boardに実装

### 1.8V 0.5A



※M57の5pinは、GNDベタには接続しないこと。  
C907,C908との1点アースとする。  
(左図参照)



Power/ Node/ Switch1

REV. DATE DESIGN CHECK APPR DESCRIPTION								TITLE GILIA Main Board Rev.03	
DATE 2006.01.26 DESIGN Seki CHECK Yamada APPR Miura								DRAW NO. C1CP272450-X3 CUST.	
FUJITSU LTD.								SHEET 80 / 91	

<http://hobi-elektronika.net>

FUJITSU CONFIDENTIAL **Nile**


A  
B  
C  
D  
E  
F  
G

A  
B  
C  
D  
E  
F  
G

**Power/ Blank**


									TITLE	GILIA Main Board Rev.03	
									DRAW NO.	C1CP272450-X3	CUST.
REV.	DATE	DESIGN	CHECK	APPR.					DESCRIPTION		
DATE	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	<b>FUJITSU LTD.</b>		SHEET	81 / 91

本クロックはノイズに弱い  
ため上下層に高速な信号が走らないように  
配線すること



47 CLK\_32K\_PMU

46,48 PWROK\_PMU



\$V01L02 Deleted parts R636,R637,R638 Changed connection

# G-SENSOR未実装時はGND1に接続。

PWR\_PMU R641 18K 1/16W 5%

N17642207

N17642206

RM62


47Kx4 1/16W 5%

N17642205

PMU\_BT1NLOCK

Q111B EM6K1

47,52,62 LCDCL#\_SW



P80/SCL0 71 SMB\_CLK\_PMU 28  
P81/SDA0 72 SMB\_DATA\_PMU 28  
P82/ALERT 73 ICHSMBALT# 23,26

P90/SCL2 65 PMU\_BT1CLK 78  
P91/SDA2 66 PMU\_BT1DAT 78  
P92/SCL3 67 PMU\_BT2CLK 51  
P93/SDA3 68 PMU\_BT2DAT 51  
P94/SCL4 69 PMU\_ROMCLK 83  
P95/SDA4 70 PMU\_ROMDAT 83

PA0/ALR1 22 PMU\_BT1IN# 85  
PA1/ALR2 23 PMU\_BT2IN# 85,86  
PA2/ALR3 24 PMU\_PLLB 26,46,83  
PA3/ACO 25 PMU\_ACON 46,84,85,86  
PA4/OFB1 26 PMU\_BT1SWON# 85  
PA5/OFB2 27 PMU\_BT2SWON# 86  
PA6/OFB3 28 ASIC\_PON 46,83

PB0/DCIN 34 PMU\_SERIAL 85  
PB1/DCIN2 35 PMU\_MAINCHG 75  
PB2/VOL1 36 PMU\_VS1ALMIN 85  
PB3/VS1 38 PMU\_VS2ALMIN 85,86  
PB4/VOL2 39 PMU\_CHGMASK 75  
PB5/VS2 40 PMU\_APPMODE 62  
PB6/VOL3 41 PMU\_APPMODE 62  
PB7/VS3 41


PC0/AN0/SW1 45  
PC1/AN1/SW2 46  
PC2/AN2/SW3 47  
PC3/AN3 48 AXI\_X  
PC4/AN4 49 AXI\_Y  
PC5/AN5 50 AXI\_Z  
PC6/AN6 51  
PC7/AN7 52

PMU\_BT2TEMP 86  
ASHIPID  
PMU\_SERIAL4/3# 75  
PMU\_VB1 75  
KBC\_HL1 83  
PMU\_ROTATE# 83


PMU\_SLCDSP0-81 PMU\_SLCDSP[0:8] 62  
PMU\_SLCDSP1  
PMU\_SLCDSP2  
PMU\_SLCDSP3  
PMU\_SLCDSP4  
PMU\_SLCDSP5  
PMU\_SLCDSP6  
PMU\_SLCDSP7

PMU\_SLCDSP8  
PMU\_SLCDSP9  
PMU\_SLCDSP10  
PMU\_SLCDSP11  
PMU\_SLCDSP12  
PMU\_SLCDSP13  
PMU\_SLCDSP14  
PMU\_SLCDSP15

PMU\_SLCDSP16  
PMU\_SLCDSP17  
PMU\_SLCDSP18  
PMU\_SLCDSP19  
PMU\_SLCDSP20  
PMU\_SLCDSP21  
PMU\_SLCDSP22  
PMU\_SLCDSP23




Charge Current 3.05A




2005.09.16  
ChangeParts:R639 ->10K 1/16W 0.5%  
R640 ->100K 1/16W 0.5%

\$V03L04 Changed part R639



Power/ PMU/ LUNA1

TITLE								GILIA Main Board Rev.03	
DRAW NO.								C1CP272450-X3	
REV. DATE								DESIGN CHECK APPR	
DATE								2006.01.26 DESIGN Seki CHECK Yamada APPR Miura	
SHEET								82 / 91	
FUJITSU LTD.									



# Power/PMU/LUNA2


※PMUの端子直近に配置すること

TITLE							GILIA Main Board Rev.03	
DRAW NO.							C1CP272450-X3	
REV. DATE							DESIGN CHECK APPR DESCRIPTION	
DATE							2006.01.26 DESIGN Seki CHECK Yamada APPR Miura	
REV. DATE							FUJITSU LTD. SHEET 83/91	


\$V03L04  
Mount -> Reserve R647,R648,R649,R651,C926,C927,C928

LUNA近傍に配置

AI



\$V03L05  
Changed part




B

BatteryCNまたはBayCN近傍に配置


Power/ PMU/ Etc0 (Common)

							TITLE		GILIA Main Board Rev.03		
							DRAW NO.		C1CP272450-X3		CUST.
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION		FUJITSU LTD.		SHEET		
	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	84		91	






BatteryCNまたはBayCN近傍に配置




LUNA近傍に配置

**Power/ PMU/ Etc1 (Battery1)**

							TITLE		GILIA Main Board Rev.03	
							DRAW NO.		C1CP272450-X3	
							CUST.			
REV.	DATE	DESIGN	CHECK	APPR	DESCRIPTION		FUJITSU LTD.		SHEET	
	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	85		91



BatteryCNまたはBayCN近傍に配置



LUNA近傍に配置

Power/ PMU/ Etc2 (Battery2)


							TITLE		GILIA Main Board Rev.03	
							DRAW NO.		C1CP272450-X3	
							CUST.			
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION		FUJITSU LTD.		SHEET	
	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	86		91

<http://hobi-elektronika.net>

FUJITSU CONFIDENTIAL **Nile**


**Power/ Blank**

							TITLE		GILIA Main Board Rev.03	
							DRAW NO.		C1CP272450-X3	
							CUST.			
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION					
DATE	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	FUJITSU LTD.		
								SHEET	87 / 91	



Power/ DDC/ VGACORE

							TITLE		GILIA Main Board Rev.03		
							DRAW. NO.		C1CP272450-X3		CUST.
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION						
DATE	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	FUJITSU LTD.		SHEET	
										88 / 91	



Power/ DDC/ VGAMEM

							TITLE		GILIA Main Board Rev.03		
							DRAW NO.		C1CP272450-X3		CUST.
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION						
	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	FUJITSU LTD.		SHEET 89 / 91	

<http://hobi-elektronika.net>

SV01L07  
Added parts, Changed connection

SV01L11  
Changed connection

2005.10.14  
AddParts:M?,R?,R?,C?,C?



3.3V 0.30A

1.2V 0.30A

1.0V 0.8A

2005.10.14

DeleteParts:M64,R696,R697,C963,C964,C965,C966,C967



Power/ LDO/ VGA

							TITLE		GILIA Main Board Rev.03							
							DRAW NO.		C1CP272450-X3							
							CUST.									
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION											
					DATE	2006.01.26	DESIGN	Seki	CHECK	Yamada	APPR	Miura	FUJITSU LTD.		SHEET	90 / 91

<http://hobi-elektronika.net>

FUJITSU CONFIDENTIAL NILE

A  
B  
C  
D  
E  
F  
G

A  
B  
C  
D  
E  
F  
G

**Power/ Blank**

							TITLE		GILIA Main Board Rev.03	
							DRAW NO.		C1CP272450-X3	
							CUST.			
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION					
	2006.01.26		Seki		Yamada	APPR	Miura	FUJITSU LTD.		
								SHEET	91 / 91	