

**Schematics Page Index (Title / Revision / Change Date)**

Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date
01	Index page	1.0	07'10/19	36	Flash ROM/XBUS	1.0	07'10/19
02	Block Diagram	1.0	07'10/19	37	Mini-PCIE Card	1.0	07'10/19
03	Merom(HOST BUS) 1/3	1.0	07'10/19	38	FeliCa/MDC	1.0	07'10/19
04	Merom(HOST BUS) 2/3	1.0	07'10/19	39	EXPRESS	1.0	07'10/19
05	Merom(Power/Gnd) 3/3	1.0	07'10/19	40	AUDIO(CODEC/POWER) 1/4	1.0	07'10/19
06	CLOCK GEN	1.0	07'10/19	41	AUDIO( AMP/HP/SPK) 2/4	1.0	07'10/19
07	Crestline (HOST) 1/7	1.0	07'10/19	42	AUDIO( EXTMIC) 3/4	1.0	07'10/19
08	Crestline (DMI) 2/7	1.0	07'10/19	43	AUDIO(MUTE) 4/4	1.0	07'10/19
09	Crestline (GRAPHIC) 3/7	1.0	07'10/19	44	FAN/Thermal-Sensor	1.0	07'10/19
10	Crestline (DDRII) 4/7	1.0	07'10/19	45	PCI (PCI BUS) 1/3	1.0	07'10/19
11	Crestline (POWER,VCC) 5/7	1.0	07'10/19	46	PCI (i.LINK) 2/3	1.0	07'10/19
12	Crestline (VCC CORE) 6/7	1.0	07'10/19	47	PCI (SD/MS-DUO) 3/3	1.0	07'10/19
13	Crestline (VSS) 7/7	1.0	07'10/19	48	USB2.0	1.0	07'10/19
14	DDRII(SO-DIMM_0) 1/3	1.0	07'10/19	49	LAN (88E8039)	1.0	07'10/19
15	DDRII(SO-DIMM_1) 2/3	1.0	07'10/19	50	LAN Transformer	1.0	07'10/19
16	DDRII(Termination) 3/3	1.0	07'10/19	51	Touch/Lid/LED	1.0	07'10/19
17	VGA(PCI-E)	1.0	07'10/19	52	Power Bottom & USB Board	1.0	07'10/19
18	VGA(STRAP)	1.0	07'10/19	53	Power Design Diagram	1.0	07'10/19
19	VGA(GDDR)	1.0	07'10/19	54	DCIN&Charger	1.0	07'10/19
20	VGA(MULTIUSE)	1.0	07'10/19	55	SYS Power (+3_3V/+5V)	1.0	07'10/19
21	VGA(LVDS/VDAC )	1.0	07'10/19	56	SYS Power(+1_5V/+1_05V)	1.0	07'10/19
22	VRAM(GDDR)	1.0	07'10/19	57	DDR2 Power(+1_8V/+0_9V)	1.0	07'10/19
23	VGA(POWER) 1/3	1.0	07'10/19	58	CPU Power_VHCORE	1.0	07'10/19
24	VGA(POWER) 2/3	1.0	07'10/19	59	VGA Power(+1_2V/+1_2V)	1.0	07'10/19
25	VGA(POWER) 3/3	1.0	07'10/19	60	Others power plane	1.0	07'10/19
26	VRAM(BYPASS)	1.0	07'10/19	61	OVP protection	1.0	07'10/19
27	CRT	1.0	07'10/19	62	HOLE	1.0	07'10/19
28	LVDS	1.0	07'10/19	63	History ( 1 )	1.0	07'10/19
29	ICH8-M( PCI/USB ) 1/5	1.0	07'10/19	64	History ( 2 )	1.0	07'10/19
30	ICH8-M( LPC, IDE, SATA ) 2/5	1.0	07'10/19	65	History ( 3 )	1.0	07'10/19
31	ICH8-M( GPIO) 3/5	1.0	07'10/19	66	History ( 4 )	1.0	07'10/19
32	ICH8-M( POWER) 4/5	1.0	07'10/19	67	History ( 5 )	1.0	07'10/19
33	ICH8-M( GND) 5/5	1.0	07'10/19	68			
34	SATA HDD/CD-ROM	1.0	07'10/19	69			
35	EC+KBC(3910)	1.0	07'10/19	70			

**M730 Main Board**

**M/B P/N:** 1P-0079100-8010 (FUBAI)  
 1P-0079500-8010 (HANSTAR)  
 1P-0079G00-8010 (TRIPOD)


**P/B P/N:** 1P-1079100-8010 (FUBAI)  
 1P-1079500-8010 (HANSTAR)  
 1P-1079G00-8010 (TRIPOD)

**U/B P/N:** 1P-1079101-8010 (FUBAI)  
 1P-1079501-8010 (HANSTAR)  
 1P-1079G01-8010 (TRIPOD)


P. Leader	Check by	Design by

<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division
Title Index Page		
Size A3	Document Number M730-1-01	Rev 1.0
Date: Saturday, October 13, 2007	Sheet 1	of 67

# M730 (Crestline PM+Gfx Block Diagram)







Layout Note:  
 $Z_0=55 \text{ ohm}$ , 0.5"  
 max for GTLREF.


Place close to CPU

Place C418 close to the CPU\_TEST4 pin.  
 Make sure CPU\_TEST4 routing is reference  
 to GND and away from other noisy signals.


Layout:  
 Connect test  
 point with no  
 stub

Layout Note:  
 Comp0,2 connect with  $Z_0=27.4 \text{ ohm}$ , make  
 trace length shorter then 0.5".  
 Comp1,3 connect with  $Z_0=55 \text{ ohm}$ , make  
 trace length shorter then 0.5".

IMVP6 (ISL6262ACRZ-T)  
 cpu PSI# <-> ISL6262ACRZ-T PSI#  
 ISL6262ACRZ-T: VIHmin=0.315V  
 VILmax=0.735V  
 (ref. IMVP-6 NO:18904)





CPU\_VCCA----->120mA  
 CPU\_VCCP----->2.5A  
 CPU\_VCC----->36A





A7	VCC[001]	VCC[068]	AB20
A9	VCC[002]	VCC[069]	AB7
A10	VCC[003]	VCC[070]	AC7
A12	VCC[004]	VCC[071]	AC9
A13	VCC[005]	VCC[072]	AC12
A15	VCC[006]	VCC[073]	AC13
A17	VCC[007]	VCC[074]	AC15
A18	VCC[008]	VCC[075]	AC17
A20	VCC[009]	VCC[076]	AC18
B7	VCC[010]	VCC[077]	AD7
B9	VCC[011]	VCC[078]	AD10
B10	VCC[012]	VCC[079]	AD12
B12	VCC[013]	VCC[080]	AD14
B14	VCC[014]	VCC[081]	AD15
B15	VCC[015]	VCC[082]	AD17
B17	VCC[016]	VCC[083]	AD18
B18	VCC[017]	VCC[084]	AE9
B20	VCC[018]	VCC[085]	AE10
C9	VCC[019]	VCC[086]	AE12
C10	VCC[020]	VCC[087]	AE13
C12	VCC[021]	VCC[088]	AE15
C13	VCC[022]	VCC[089]	AE17
C15	VCC[023]	VCC[090]	AE18
C17	VCC[024]	VCC[091]	AE20
C18	VCC[025]	VCC[092]	AE9
D9	VCC[026]	VCC[093]	AF9
D10	VCC[027]	VCC[094]	AF10
D12	VCC[028]	VCC[095]	AF12
D14	VCC[029]	VCC[096]	AF14
D15	VCC[030]	VCC[097]	AF15
D17	VCC[031]	VCC[098]	AF17
D18	VCC[032]	VCC[099]	AF18
E7	VCC[033]	VCC[100]	AF20
E9	VCC[034]	VCCP[01]	G21
E10	VCC[035]	VCCP[02]	J6
E12	VCC[036]	VCCP[03]	K6
E13	VCC[037]	VCCP[04]	IM6
E15	VCC[038]	VCCP[05]	J21
E17	VCC[039]	VCCP[06]	K21
E18	VCC[040]	VCCP[07]	M21
E20	VCC[041]	VCCP[08]	N21
F7	VCC[042]	VCCP[09]	R21
F9	VCC[043]	VCCP[10]	R6
F10	VCC[044]	VCCP[11]	T21
F12	VCC[045]	VCCP[12]	T6
F14	VCC[046]	VCCP[13]	VZ1
F15	VCC[047]	VCCP[14]	WZ1
F17	VCC[048]	VCCP[15]	
F18	VCC[049]	VCCP[16]	
F20	VCC[050]	VCCA[01]	B26
AA7	VCC[051]	VCCA[02]	C26
AA9	VCC[052]	VID[0]	AD6
AA10	VCC[053]	VID[1]	AE5
AA12	VCC[054]	VID[2]	AE5
AA13	VCC[055]	VID[3]	AF4
AA15	VCC[056]	VID[4]	AE3
AA17	VCC[057]	VID[5]	AF3
AA18	VCC[058]	VID[6]	AE2
AA20	VCC[059]		
AB9	VCC[060]		
AC10	VCC[061]		
AB10	VCC[062]		
AB12	VCC[063]		
AB14	VCC[064]		
AB15	VCC[065]		
AB17	VCC[066]		
AB18	VCC[067]		

CPU SOCKET\_478P  
 FOX\_P24782A-274M-01




Same Length

Layout Note: Route VCCSENSE & VSSSENSE traces at 27.4 Ohms with 50 mil spacing. Place PU and PD within 1 inch of CPU.  
 width=18 mil  
 spacing=7 mil









LAYOUT NOTE: Place 0.01uF near PIN B26

PU & PD avoid to route with stub










CPU SOCKET\_478P  
 FOX\_P24782A-274M-01




**FSB Frequency Table:**

FSLC	FSLB	FSLA	CPU	SRC[7:0]	PCI
0	0	0	266.66	100	33
0	0	1	133.33	100	33
0	1	0	200	100	33
0	1	1	166.66	100	33
1	0	0	333.33	100	33
1	0	1	100	100	33
1	1	0	400	100	33







HOST











**U28C**


26MIL TP593	1	J40	L_BKLT_CTRL
26MIL TP594	1	H39	L_BKLT_EN
		E30	L_CTRL_CLK
		C37	L_CTRL_DATA
		D35	L_DDC_CLK
26MIL TP595	1	K40	L_DDC_DATA
		L40	L_VDD_EN
		L41	LVDS_IBG
26MIL TP596	1	L43	LVDS_VBG
		N41	LVDS_VREFH
		N40	LVDS_VREFL
26MIL TP597	1	D46	LVDS_CLK#
26MIL TP598	1	C45	LVDS_CLK
26MIL TP21	1	D44	LVDS_CLK#
26MIL TP23	1	E42	LVDSB_CLK
26MIL TP599	1	G51	LVDSA_DATA#0
26MIL TP600	1	E57	LVDSA_DATA#1
26MIL TP601	1	F49	LVDSA_DATA#2
26MIL TP602	1	G50	LVDSA_DATA0
26MIL TP603	1	E50	LVDSA_DATA1
26MIL TP604	1	F48	LVDSA_DATA2
26MIL TP25	1	G44	LVDSB_DATA#0
26MIL TP97	1	B47	LVDSB_DATA#1
26MIL TP99	1	B45	LVDSB_DATA#2
26MIL TP24	1	F44	LVDSB_DATA0
26MIL TP100	1	A47	LVDSB_DATA1
26MIL TP96	1	A45	LVDSB_DATA2
		E27	TVA_DAC
		G27	TVB_DAC
		K27	TVC_DAC
		F27	TVA_RTNA
		J27	TVB_RTNA
		L27	TVC_RTNA
		M35	TV_DCONSEL0
		P33	TV_DCONSEL1
		H32	CRT_BLUE
		G32	CRT_BLUE#
		K29	CRT_GREEN
		J29	CRT_GREEN#
		F29	CRT_RED
		E29	CRT_RED#
		K33	CRT_DDC_CLK
		G32	CRT_DDC_DATA
		F32	CRT_HSYNC
		E33	CRT_TVO_IREF
		E33	CRT_VSYNC

PEG_COMP1	N43	PEG_COMP
PEG_COMP0	M43	PEG_COMP
PEG_RX#0	J51	PEG_RXN0
PEG_RX#1	L51	PEG_RXN1
PEG_RX#2	N47	PEG_RXN2
PEG_RX#3	T45	PEG_RXN3
PEG_RX#4	T50	PEG_RXN4
PEG_RX#5	U40	PEG_RXN5
PEG_RX#6	Y44	PEG_RXN6
PEG_RX#7	Y40	PEG_RXN7
PEG_RX#8	AB57	PEG_RXN8
PEG_RX#9	W45	PEG_RXN9
PEG_RX#10	AD44	PEG_RXN10
PEG_RX#11	D40	PEG_RXN11
PEG_RX#12	AG46	PEG_RXN12
PEG_RX#13	AH49	PEG_RXN13
PEG_RX#14	AG45	PEG_RXN14
PEG_RX#15	AG41	PEG_RXN15
PEG_RXP0	J50	PEG_RXP0
PEG_RXP1	L50	PEG_RXP1
PEG_RXP2	M47	PEG_RXP2
PEG_RXP3	U44	PEG_RXP3
PEG_RXP4	T41	PEG_RXP4
PEG_RXP5	T41	PEG_RXP5
PEG_RXP6	W45	PEG_RXP6
PEG_RXP7	W41	PEG_RXP7
PEG_RXP8	AB50	PEG_RXP8
PEG_RXP9	Y48	PEG_RXP9
PEG_RXP10	AC45	PEG_RXP10
PEG_RXP11	AC47	PEG_RXP11
PEG_RXP12	AH47	PEG_RXP12
PEG_RXP13	AG49	PEG_RXP13
PEG_RXP14	AH45	PEG_RXP14
PEG_RXP15	AG42	PEG_RXP15
PEG_TX#0	N45	PEG_TXN0
PEG_TX#1	U39	PEG_TXN1
PEG_TX#2	L47	PEG_TXN2
PEG_TX#3	N51	PEG_TXN3
PEG_TX#4	R50	PEG_TXN4
PEG_TX#5	T42	PEG_TXN5
PEG_TX#6	Y43	PEG_TXN6
PEG_TX#7	W46	PEG_TXN7
PEG_TX#8	W38	PEG_TXN8
PEG_TX#9	AD39	PEG_TXN9
PEG_TX#10	AC46	PEG_TXN10
PEG_TX#11	AC49	PEG_TXN11
PEG_TX#12	AC42	PEG_TXN12
PEG_TX#13	AH38	PEG_TXN13
PEG_TX#14	AE49	PEG_TXN14
PEG_TX#15	AH44	PEG_TXN15
PEG_TX0	M45	PEG_TXP0
PEG_TX1	T38	PEG_TXP1
PEG_TX2	T46	PEG_TXP2
PEG_TX3	N50	PEG_TXP3
PEG_TX4	R51	PEG_TXP4
PEG_TX5	U43	PEG_TXP5
PEG_TX6	W42	PEG_TXP6
PEG_TX7	Y47	PEG_TXP7
PEG_TX8	Y39	PEG_TXP8
PEG_TX9	AC38	PEG_TXP9
PEG_TX10	AC47	PEG_TXP10
PEG_TX11	AC50	PEG_TXP11
PEG_TX12	AD43	PEG_TXP12
PEG_TX13	AG39	PEG_TXP13
PEG_TX14	AE50	PEG_TXP14
PEG_TX15	AH43	PEG_TXP15


PEG_RXN[15..0]	18	
PEG_RXN_C[15..0]	17	
PEG_TXN0	C512	NV_0.1U_16V_M_B
PEG_TXN1	C513	NV_0.1U_16V_M_B
PEG_TXN2	C514	NV_0.1U_16V_M_B
PEG_TXN3	C515	NV_0.1U_16V_M_B
PEG_TXN4	C516	NV_0.1U_16V_M_B
PEG_TXN5	C517	NV_0.1U_16V_M_B
PEG_TXN6	C518	NV_0.1U_16V_M_B
PEG_TXN7	C519	NV_0.1U_16V_M_B
PEG_TXN8	C520	NV_0.1U_16V_M_B
PEG_TXN9	C521	NV_0.1U_16V_M_B
PEG_TXN10	C522	NV_0.1U_16V_M_B
PEG_TXN11	C523	NV_0.1U_16V_M_B
PEG_TXN12	C524	NV_0.1U_16V_M_B
PEG_TXN13	C525	NV_0.1U_16V_M_B
PEG_TXN14	C526	NV_0.1U_16V_M_B
PEG_TXN15	C527	NV_0.1U_16V_M_B
PEG_RXP[15..0]	18	
PEG_RXP_C[15..0]	17	
PEG_TXP0	C528	NV_0.1U_16V_M_B
PEG_TXP1	C529	NV_0.1U_16V_M_B
PEG_TXP2	C530	NV_0.1U_16V_M_B
PEG_TXP3	C531	NV_0.1U_16V_M_B
PEG_TXP4	C532	NV_0.1U_16V_M_B
PEG_TXP5	C533	NV_0.1U_16V_M_B
PEG_TXP6	C534	NV_0.1U_16V_M_B
PEG_TXP7	C535	NV_0.1U_16V_M_B
PEG_TXP8	C536	NV_0.1U_16V_M_B
PEG_TXP9	C537	NV_0.1U_16V_M_B
PEG_TXP10	C538	NV_0.1U_16V_M_B
PEG_TXP11	C539	NV_0.1U_16V_M_B
PEG_TXP12	C540	NV_0.1U_16V_M_B
PEG_TXP13	C541	NV_0.1U_16V_M_B
PEG_TXP14	C542	NV_0.1U_16V_M_B
PEG_TXP15	C543	NV_0.1U_16V_M_B

Crestline GMCH-QM20\_ES1

14 M\_A\_DQ[63..0]




DDR SYSTEM MEMORY A




Crestline GMCH-QM20\_ES1


15 M\_B\_DQ[63..0]



DDR SYSTEM MEMORY B



Crestline GMCH-QM20\_ES1




NOTE: +V1.25S and +V1.25M should be +V1.5 for Fountaingrove (Calero Interposer).

**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
CCPBG - R&D Division

Title: **Crestline (POWER,VCC) 57**



Size A3	Document Number M730-1-01	Rev 1.0
Date: Saturday, October 13, 2007	Sheet 11	of 67



Note: All VCCSM pins shorted internally.

Crestline GMCH-QM20\_ES1

<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title <b>Crestline (VCC CORE) 67</b>			
Size A3	Document Number M730-1-01	Rev 1.0	
Date: Saturday, October 13, 2007	Sheet 12	of 67	




Crestline GMCH-QM20\_ES1






Crestline GMCH-QM20\_ES1

<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd.	
Crestline (VSS) 7/7		CCPBG - R&D Division	
Title	Document Number	Rev	
Size	M730-1-01	1.0	
Date:	Saturday, October 13, 2007	Sheet	13 of 67

1.8V per DIMM=3.08A



"Intel check list suggest a 330uF"




**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
 CCPBG - R&D Division

Title: **DDR(H)SO-DIMM\_0**





Size A3	Document Number M730-1-01	Rev 1.0
---------	---------------------------	---------

Date: Saturday, October 13, 2007 Sheet 14 of 67





1.8V per DIMM=3.08A









DIMM\_1


SMBus Address: A4 (W) / A5 (R)

DIMM\_1 is placed farther from the GMCH than DIMM\_0

<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd.	
Title <b>DDR(I)SO-DIMM_1</b>		CCPBG - R&D Division	
Size A3	Document Number M730-1-01	Rev 1.0	
Date: Saturday, October 13, 2007	Sheet 15	of 67	







- TXP0 AH15 PEX\_TX0
- TXP1 AH16 PEX\_TX0#
- TXN1 AG16 PEX\_TX1#
- TXP2 AG17 PEX\_TX2
- TXN2 AH17 PEX\_TX2#
- TXP3 AG18 PEX\_TX3
- TXN3 AH18 PEX\_TX3#
- TXP4 AK18 PEX\_TX4
- TXN4 AJ18 PEX\_TX4#
- TXP5 AJ19 PEX\_TX5
- TXN5 AH19 PEX\_TX5#
- TXP6 AG20 PEX\_TX6
- TXN6 AH20 PEX\_TX6#
- TXP7 AG21 PEX\_TX7
- TXN7 AH21 PEX\_TX7#
- TXP8 AK21 PEX\_TX8
- TXN8 AJ21 PEX\_TX8#
- TXP9 AJ22 PEX\_TX9
- TXN9 AH22 PEX\_TX9#
- TXP10 AG23 PEX\_TX10
- TXN10 AH23 PEX\_TX10#
- TXP11 AK24 PEX\_TX11
- TXN11 AJ24 PEX\_TX11#
- TXP12 AJ25 PEX\_TX12
- TXN12 AH25 PEX\_TX12#
- TXP13 AH26 PEX\_TX13
- TXN13 AG26 PEX\_TX13#
- TXP14 AK27 PEX\_TX14
- TXN14 AJ27 PEX\_TX14#
- TXP15 AJ28 PEX\_TX15
- TXN15 AH27 PEX\_TX15#






- PEG\_RXP\_C0 AK13 PEX\_RX0
- PEG\_RXN\_C0 AK14 PEX\_RX0#
- PEG\_RXP\_C1 AM14 PEX\_RX1
- PEG\_RXN\_C1 AM15 PEX\_RX1#
- PEG\_RXP\_C2 AL15 PEX\_RX2
- PEG\_RXN\_C2 AL16 PEX\_RX2#
- PEG\_RXP\_C3 AK16 PEX\_RX3
- PEG\_RXN\_C3 AK17 PEX\_RX3#
- PEG\_RXP\_C4 AL17 PEX\_RX4
- PEG\_RXN\_C4 AL18 PEX\_RX4#
- PEG\_RXP\_C5 AM18 PEX\_RX5
- PEG\_RXN\_C5 AM19 PEX\_RX5#
- PEG\_RXP\_C6 AK19 PEX\_RX6
- PEG\_RXN\_C6 AK20 PEX\_RX6#
- PEG\_RXP\_C7 AL20 PEX\_RX7
- PEG\_RXN\_C7 AL21 PEX\_RX7#
- PEG\_RXP\_C8 AM21 PEX\_RX8
- PEG\_RXN\_C8 AM22 PEX\_RX8#
- PEG\_RXP\_C9 AK22 PEX\_RX9
- PEG\_RXN\_C9 AK23 PEX\_RX9#
- PEG\_RXP\_C10 AL23 PEX\_RX10
- PEG\_RXN\_C10 AL24 PEX\_RX10#
- PEG\_RXP\_C11 AM24 PEX\_RX11
- PEG\_RXN\_C11 AM25 PEX\_RX11#
- PEG\_RXP\_C12 AK25 PEX\_RX12
- PEG\_RXN\_C12 AK26 PEX\_RX12#
- PEG\_RXP\_C13 AL26 PEX\_RX13
- PEG\_RXN\_C13 AL27 PEX\_RX13#
- PEG\_RXP\_C14 AM27 PEX\_RX14
- PEG\_RXN\_C14 AM28 PEX\_RX14#
- PEG\_RXP\_C15 AL28 PEX\_RX15
- PEG\_RXN\_C15 AL29 PEX\_RX15#

NV\_NB8M-GT-B-A2(G86-750-A2)




PCI EXPRESS

MULTI-USE I/O INTERFACE



SKU			
Vendor	Qimonda (Infineon)	HYNIX	Samsung
Vendor PN	HYB18H512321BF-14	HY5RS123235BFP-14	K4J52324QE-BC14
H.H PN	13-HYB18H5-3003	13-HY5RS12-3001	13-K4J5232-3001
Configuration	NB8M-GT with 2pcs (16Mx32) GDDR3		
LOCATION	Stuff R511,R510	Stuff R512,R509	Stuff R512,R510
	No Stuff R512,R509	No Stuff R511,R510	No Stuff R511,R509

FAE: TV Mode Strap no use, remove.  
(MIOAD7, MIOAD10, MIOBD6)



Strap for GDDR3-136ball  
1001 16Mx32 (64-bits) Qimonda  
1010 16Mx32 (64-bits) Hynix  
1011 16Mx32 (64-bits) Samsung\_B-die

SUBVENDOR  
0 (USE SYSTEM BIOS)  
1 (USE EXTERNAL ROM)


MIOAD0 is used to set the PCI Express PLL termination enable.  
DEFAULT "0"









3GIO\_PADCFG[3:0]  
-> 0001 for Mobile

NB8M-GT  
PCI\_DEVID[4:0]= "00110" -> 6  
NB8M-GS  
PCI\_DEVID[4:0]= "00111" -> 7  
NB8M-SE  
PCI\_DEVID[4:0]= "01000" -> 8



- MIOAD6 -> MIOAD6 17
- MIOAD8 -> MIOAD8 17
- MIOAD9 -> MIOAD9 17
- MIOBD0 -> MIOBD0 17
- MIOBD1 -> MIOBD1 17
- MIOBD3 -> MIOBD3 17
- MIOBD4 -> MIOBD4 17
- MIOBD5 -> MIOBD5 17
- MIOBD8 -> MIOBD8 17
- MIOBD9 -> MIOBD9 17
- MIOBD11 -> MIOBD11 17
- MIOB\_CTL3 -> MIOB\_CTL3 17
- MIOB\_HSYNC -> MIOB\_HSYNC 17

MIOBD2	Crystal
0	27MHz (Default)
1	Reserved





	I/O	Internal pull low	GPIO TABLE	
GPIO0	I	Yes	TP	
GPIO1	I	Yes	TP	
GPIO2	O	Yes	Panel Brightness (PWM)	<b>Active High</b>
GPIO3	O	No	Panel Power Enable	<b>Active Low</b>
GPIO4	O	Yes	Panel Backlight On/Off	<b>Active High</b>
GPIO5	O	Yes	TP	
GPIO6	O	Yes	TP	
GPIO7	O	Yes	TP	
GPIO8	OD	No		
GPIO9	OD	No	THERM	<b>Active Low</b>
GPIO10	O	No	Memory Vref switch	
GPIO11	O	No	TP	
GPIO12	I	--	TP	



SPREAD SPECTRUM SETTING FOR MK			SPREAD SPECTRUM SETTING FOR P1819B		
S0	SPREAD DIRECTION	Spread Percentage(%)	SRS PIN3	SPREAD DIRECTION	Spread Percentage(%)
0	DOWN	-1.8	0	DOWN	-1.25
M	DOWN	-0.6	1	DOWN	-1.75
1	DOWN	-2.5			


0 = connect to GND  
 M = unconnected  
 1 = connect directly to VDD  
 nVidia support Down -1.25%

Tis chip can use MK1726 or P1819B  
 R560 place near GPU  
 R561 place near spectrum chip


**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
 CCPBG - R&D Division

Title: **VGA(MULTIUSE)**

Size A3	Document Number M730-1-01	Rev 1.0
Date: Saturday, October 13, 2007	Sheet 20	of 67



DACA	VGA-CRT	I2CA
DACA-RED	R	
DACA-GREEN	G	
DACA-BLUE	B	
DACA-HSYNC	HSYNC	
DACA-VSYNC	VSYNC	
	VGA-DDCCLK	SDA
	VGA-DDCDATA	SDA




FBAD[0:63] 19  
 FBADQM[7:0] 19  
 FBARDQS[7:0] 19  
 FBAWDQS[7:0] 19

R1690 (120 ohm-360 ohm)  
 240 ohm --> Output impedance 40 ohm

FAE: Remove termination resistor for A2,A3,A4,A5  
 Remove 16M/8M selection strap.


VRAM\_VREF is 70%FBVDDQ for GDDR3 1.26V



7/19 FAE Suggest: Ball to termination resistor trace length < 75ps


<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title <b>VRAM(GDDR)# 1/2</b>			
Size A3	Document Number M730-1-01	Rev 1.0	
Date:	Saturday, October 13, 2007	Sheet	22 of 67






PLLVDD and VID\_PLLVDD  
 G7XM: 2.5V  
 NB8X: 1.2V  
 Filter will change by NVIDIA reference circuit

IFPAB\_PLLVDD and IFPCD\_PLLVDD  
 G7XM: 2.5V  
 NB8X: 1.8V  
 Filter will change by NVIDIA reference circuit




Reserve for NB8M.



Checking with nVidia  
 NB8M-GT xx mA  
 (Frame Buffer core power for I/O)



Memory Vref switch controlled by GPIO10





	GDDR3/BGA136
FBCAL_PD_VDDQ	45.3 ohm
FBCAL_PU_GND	24.9 ohm
FBCAL_TERM_GND	40.2 ohm










**NB8X update**

- FBA\_CMD27/ FBC\_CMD27: Additional memory address bit to support dual rank 8 bank memory configuration.
- DACB\_CSYNQ: Composite sync for SCART support
- NV\_GPIO14: Additional GPIO










### CRT CONNECTOR




# LVDS



# INVERTER CONN.



Type	WXGA	WXGA	WXGA	WXGA
Size	15.4"W	15.4"W	15.4"W	15.4"W
Vendor	AUO	CPT	LPL	AUO
Device Name	B154EW02V7	CLAA154WB05AN	LP154WX4-TLC5	QD15TL0703
Panel ID Check[3.0]	0001	0010	0011	0100




The R597 will consume about 0.054 Watt ( $3.3 \times 3.3 / 200 = 0.054W$ ). We changed resistor to 0603 size (1/8 Watt)

**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
CCPBG - R&D Division



Title **LVDS**

Size A3	Document Number M730-1-01	Rev 1.0
---------	---------------------------	---------

Date: Saturday, October 13, 2007 Sheet 28 of 67




PCI Pullups




Strap for Boot-BIOS

	GNT#0	SPI_CS1#
LPC(Default)	HI	HI
PCI	HI	LOW
SPI	LOW	HI




Place within 500 mils of ICH




Place within 500 mils of ICH and don't routing next to high speed signals







The traces inside this block should be wider. No digital signals routed under XTAL



Within 500 mils of the ICH8M, and avoid routing next to clock pins.

Within 500 mils of the ICH8M, and avoid routing next to clock pins.

**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
 CCPBG - R&D Division

Title: **ICH8-M (LPC,IDE,SATA) 2/5**


Size A3	Document Number M730-1-01	Rev 1.0
---------	---------------------------	---------

Date: Saturday, October 13, 2007 | Sheet 30 of 67

Stuff for No-reboot  
Low=Default  
High=No-reboot

Schematic check list suggestion


10/23: Intel FAE suggest follow design guide,  
connect LAN\_RST# to Vss if no integrated lan.



Connect CLPWROK to existing  
PWROK inputs on ICH8M

CL\_VREF ~0.405V

<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd.	
Title		IC8-M (GPIO) 3/5	
Size	Document Number	Rev	
A3	M730-1-01	1.0	
Date:	Saturday, October 13, 2007	Sheet	31 of 67



In non Intel AMT systems, these 3 rails should be powered at a minimum in S0-state since SPI functionality is power from these wells.

U31E			
A23	VSS[001]	VSS[099]	K7
A5	VSS[002]	VSS[100]	L1
AA2	VSS[003]	VSS[101]	L13
AAZ	VSS[004]	VSS[102]	L15
A25	VSS[005]	VSS[103]	L26
AB1	VSS[006]	VSS[104]	L27
AB24	VSS[007]	VSS[105]	L4
AC11	VSS[008]	VSS[106]	L5
AC14	VSS[009]	VSS[107]	M12
AC25	VSS[010]	VSS[108]	M13
AC28	VSS[011]	VSS[109]	M14
AC27	VSS[012]	VSS[110]	M15
AD17	VSS[013]	VSS[111]	M16
AD20	VSS[014]	VSS[112]	M17
AD28	VSS[015]	VSS[113]	M23
AD29	VSS[016]	VSS[114]	M28
AD3	VSS[017]	VSS[115]	M29
AD4	VSS[018]	VSS[116]	M3
AD6	VSS[019]	VSS[117]	N1
AE1	VSS[020]	VSS[118]	N11
AE12	VSS[021]	VSS[119]	N12
AE2	VSS[022]	VSS[120]	N13
AE22	VSS[023]	VSS[121]	N14
AD1	VSS[024]	VSS[122]	N15
AE25	VSS[025]	VSS[123]	N16
AE5	VSS[026]	VSS[124]	N17
AE6	VSS[027]	VSS[125]	N18
AE9	VSS[028]	VSS[126]	N26
AF14	VSS[029]	VSS[127]	N27
AF16	VSS[030]	VSS[128]	N4
AF18	VSS[031]	VSS[129]	N5
AF3	VSS[032]	VSS[130]	N6
AF4	VSS[033]	VSS[131]	P12
AG5	VSS[034]	VSS[132]	P13
AG6	VSS[035]	VSS[133]	P14
AH10	VSS[036]	VSS[134]	P15
AH13	VSS[037]	VSS[135]	P16
AH16	VSS[038]	VSS[136]	P17
AH19	VSS[039]	VSS[137]	P23
AH2	VSS[040]	VSS[138]	P28
AF28	VSS[041]	VSS[139]	P29
AH22	VSS[042]	VSS[140]	R11
AH24	VSS[043]	VSS[141]	R12
AH26	VSS[044]	VSS[142]	R13
AH3	VSS[045]	VSS[143]	R14
AH4	VSS[046]	VSS[144]	R15
AH8	VSS[047]	VSS[145]	R16
AJ5	VSS[048]	VSS[146]	R17
B11	VSS[049]	VSS[147]	R18
B14	VSS[050]	VSS[148]	R28
B17	VSS[051]	VSS[149]	R4
B2	VSS[052]	VSS[150]	T12
B20	VSS[053]	VSS[151]	T13
B22	VSS[054]	VSS[152]	T14
BB	VSS[055]	VSS[153]	T15
C24	VSS[056]	VSS[154]	T16
C26	VSS[057]	VSS[155]	T17
C27	VSS[058]	VSS[156]	T2
C6	VSS[059]	VSS[157]	U12
D12	VSS[060]	VSS[158]	U13
D15	VSS[061]	VSS[159]	U14
D18	VSS[062]	VSS[160]	U15
D2	VSS[063]	VSS[161]	U16
D4	VSS[064]	VSS[162]	U17
E21	VSS[065]	VSS[163]	U23
E24	VSS[066]	VSS[164]	U26
E4	VSS[067]	VSS[165]	U27
E9	VSS[068]	VSS[166]	U3
F15	VSS[069]	VSS[167]	U5
F23	VSS[070]	VSS[168]	V13
F28	VSS[071]	VSS[169]	V15
F29	VSS[072]	VSS[170]	V28
F7	VSS[073]	VSS[171]	V29
G1	VSS[074]	VSS[172]	W26
E2	VSS[075]	VSS[173]	W27
G10	VSS[076]	VSS[174]	Y28
G19	VSS[077]	VSS[175]	Y29
G23	VSS[078]	VSS[176]	Y4
G25	VSS[079]	VSS[177]	Y4
G25	VSS[080]	VSS[178]	AB4
G26	VSS[081]	VSS[179]	AB23
G27	VSS[082]	VSS[180]	AB5
H25	VSS[083]	VSS[181]	AB6
H28	VSS[084]	VSS[182]	AD5
H29	VSS[085]	VSS[183]	U4
H3	VSS[086]	VSS[184]	W24
H6	VSS[087]		
J1	VSS[088]	VSS_NCTF[01]	A1
J25	VSS[089]	VSS_NCTF[02]	A2
J26	VSS[090]	VSS_NCTF[03]	A28
J27	VSS[091]	VSS_NCTF[04]	A29
J4	VSS[092]	VSS_NCTF[05]	AH1
J5	VSS[093]	VSS_NCTF[06]	AH29
K23	VSS[094]	VSS_NCTF[07]	AJ1
K28	VSS[095]	VSS_NCTF[08]	AJ2
K29	VSS[096]	VSS_NCTF[09]	AJ28
K3	VSS[097]	VSS_NCTF[10]	AJ29
K6	VSS[098]	VSS_NCTF[11]	B1
		VSS_NCTF[12]	B29

ICH8M-QM73\_EST1



<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title <b>ICH8-M( GND) 5/5</b>			
Size	Document Number	Rev	
A3	M730-1-01	1.0	
Date:	Saturday, October 13, 2007	Sheet	33 of 67








# FLASH BIOS




## JIG-120

Pin 18 of JIG-120 is useless in debug board, so we let pin 18 NC.





<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title <b>Flash ROM/X-Bus CONN</b>			
Size A3	Document Number M730-1-01	Rev 1.0	
Date: Saturday, October 13, 2007	Sheet 36	of 67	






SW2 PIN8,9 : NPTH




**Mini Card.  
WLAN**




LED IF SPEC:  
20mA (TYP) , 30mA (MAX)

Green  
**WLAN LED.**

+1\_5V=>0.5A  
+3\_3VAux=>0.33A  
+3\_3V=>1A







BOM Notice:

W/ FeliCa SKU	R151,R152,L25,C185,C186,F2,CN6	stuff
W/O FeliCa SKU	R151,R152,L25,C185,C186,F2,CN6	no stuff



MDC CONN.












**Express Card Slot.**



**+1\_5V=>0.65A  
+3\_3VAux=>0.275A  
+3\_3V=>1.3A**




**Express Card Housing.**



AUDIO POWER(Change to 4.75V/200mA)





Phone out connector  
have no final

Black



INTERNAL SPEAKER




For EMI

**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
CCPBG - R&D Division


Title: **AUDIO( AMP & HP & SPK )**

Size A3	Document Number M730-1-01	Rev 1.0
Date: Saturday, October 13, 2007	Sheet 41	of 67












### FAN






### VGA Thermal-Sensor



### CPU Thermal-Sensor













MS STD/DUO CONN.

SD CONN.







# USB CONN.





Used EEPROM R275 need NC.  
 No used EEPROM R270/U17/C337 need NC.






<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd.	
Title		LAN Transformer	
Size	Document Number	Rev	
A3	M730-1-01	1.0	
Date:	Saturday, October 13, 2007	Sheet	50 of 67




# Touch Pad CONN.




PIN 6 is select 2/4 button ; for 4 button is connect with GND  
 PIN 1 is select 0/180 degree ; for 0 degree is NC

# TP\_LEFT Button




# TP\_Right Button


# LID Switch




# POWER\_LED SUSPEND\_LED




# SATA\_LED#




# MS/SD LED




# Power Button Board





## S1 Button




## AV Mode Button







## USB Board





ACP and ACN connections must be make using Kelvin-sense connections



bq24751\_VREF=3.3V  
 $V_{bat} = \text{cell count} * [4V + 0.5 * (V_{adj} / V_{vdc})]$   
 $(V_{bat} = 4.2V \text{ when } V_{adj} \text{ connected to REGN})$   
 $I_{charge} = (V_{srset} / V_{vdc}) * (0.1 / PR106) = 1.5A$   
 $I_{adapter} = (V_{acset} / V_{vdc}) * (0.1 / PR2) = 4.1A$   
 $IADAPT = (V_{acp} - V_{vacn}) * 20$   
 Input OCP:  $I_{adapter} * 1.5 = 6.15A$   
 Input OVP : 22.2V  
 Input UVP : 17V  
 Battery OCP :  $I_{charge} * 145\%$   
 Battery OVP :  $V_{bat} * 104\%$   
 Pre-charge :  $< 2.9V / \text{cell} ==> I_{charge} / 8$   
 Battery OTP :  $T_{shut} = 155 \text{ degree}$   
 $F_{sw} = 300KHz$   
 Time that input current limit :  
 $t = (C_{acop} * 2) / (18uA / V * (V_{VCC} - ACP)) = 0.48s$

CHGEN# : Enable ==> L  
 Disable ==> H

ACGOOD# :  $V_{acdet} > 2.4V ==> L$   
 $V_{acdet} < 2.4V ==> H$

CELLS	CELL COUNT
FLOAT	2
AGND	3
VREF	4

### Battery CONN.


	CP	PWRLIMIT	Input OCP (Iadapter*1.5)	
	90W	4.1A/80W	4.4A/86W	6.15A/120W

**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
 CCPBG - R&D Division

Title: **DCIN&Charger**

Size A3	Document Number M730-1-01	Rev 1.0
---------	---------------------------	---------

Date: Saturday, October 13, 2007 | Sheet 54 of 67



+5VALW OCP trigger point set to 8.5A


$V_o = ((PR168/PR169)+1) * 0.7 = 5.033V$   
 $L = VOUT(VIN-VOUT) / (VIN * f * LIR * ILOAD(MAX))$   
 $= 5 * (19.5-5) / 19.5 * 400K * 0.35 * 5 = 4.82uH$   
 L choose 4.7uH, LIR=0.36  
 $I_{ocp} = (R_{trip} * 5u) / (10 * R_{ds(on)}) + I_{ripple} / 2$   
 Setting +5VALW OCP trigger point to 8.5A  
 OVP POINT=> VFB \* 111%  
 UVP POINT=> VFB \* 70%  
 Switching Frequency = 400KHz

+3VALW OCP trigger point set to 8A

$V_o = ((PR175/PR174)+1) * V_{out2}$   
 +3VALW output voltage in fixed mode,  $V_o = 3.33V$   
 $L = VOUT(VIN-VOUT) / (VIN * f * LIR * ILOAD(MAX))$   
 $= 3.33 * (19.5-3.33) / 19.5 * 300K * 0.35 * 5 = 5.26uH$   
 L choose 4.7uH, LIR=0.39  
 $I_{ocp} = (R_{trip} * 5u) / (10 * R_{ds(on)}) + I_{ripple} / 2$   
 Setting +3VALW OCP trigger point to 8A  
 OVP POINT=> REF2 \* 111%  
 UVP POINT=> REF2 \* 70%  
 Switching Frequency = 300KHz

TON	Operating Frequency (+5VALW/+3VALW)
VCC	200KHz/300KHz
REF(OPEN)	400KHz/300KHz
GND	400KHz/500KHz

SKIP#	Operating Mode
GND	Pulse-Skipping
REF	Ultrasonic-Skip
VCC	PWM



Place these CAPS close to FETs


Place these CAPS close to FETs

Setting +1\_5VRUN OCP trigger point to 10.6A

$V_o = ((PR117/PR120)+1) * 0.758 = 1.516V$   
 $L = V_{OUT}(V_{IN} - V_{OUT}) / (V_{IN} * f * L_{IR} * I_{LOAD}(MAX))$   
 $= 1.5 * (19.5 - 1.5) / 19.5 * 420K * 0.35 * 6 = 1.57uH$   
 L choose 1.5uH, LIR=0.366  
 $I_{ocp} = (R_{trip} * 10u) / R_{ds}(on) + I_{ripple} / 2$   
 Setting +1\_5VRUN OCP trigger point to 10.6A  
 OVP POINT=> VFB \* 115%  
 UVP POINT=> VFB \* 70%  
 Switching Frequency = 420KHz

Setting +1\_05VRUN OCP trigger point to 14.6A

$V_o = ((PR119/PR118)+1) * 0.758 = 1.056V$   
 $L = V_{OUT}(V_{IN} - V_{OUT}) / (V_{IN} * f * L_{IR} * I_{LOAD}(MAX))$   
 $= 1.05 * (19.5 - 1.05) / 19.5 * 360K * 0.35 * 10 = 0.79uH$   
 L choose 1.5uH, LIR=0.18  
 $I_{ocp} = (R_{trip} * 10u) / R_{ds}(on) + I_{ripple} / 2$   
 Setting +1\_05VRUN OCP trigger point to 14.6A  
 OVP POINT=> VFB \* 115%  
 UVP POINT=> VFB \* 70%  
 Switching Frequency = 360KHz



Setting +1.8VSUS OCP trigger point to 16A

$$V_o = ((PR154/PR152)+1) * 0.75 = 1.82V$$

$$L = V_{OUT}(V_{IN}-V_{OUT}) / (V_{IN} * f * LIR * I_{LOAD}(MAX))$$

$$= 1.8 * (19.5 - 1.8) / (19.5 * 400K * 0.35 * 11) = 1.06 \mu H$$

L choose 1uH, LIR=0.37

$$I_{ocp} = (R_{trip} * 10u) / R_{ds(on)} + I_{ripple} / 2$$


Setting +1.8VSUS OCP trigger point to 16A

OVP POINT => VFB \* 115%



UVP POINT => VFB \* 70%

Switching Frequency = 400KHz

For EMI







Place these CAPS close to FETs

For EMI


For EMI

Place these CAPS close to FETs



**OCP Setting**

Switching Frequency = 300KHz  
 OCP trigger point 65A <10uS


<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd.	
Title <b>CPU_Vcore-ISL6262A</b>		CCPBG - R&D Division	
Size A3	Document Number M730-1-01	Date	Rev 1.0
Saturday, October 13, 2007		Sheet 58	of 67







$V_o = ((PR184/PR185)+1) * 0.5 = 1.215V$   
 $L = V_{OUT} (V_{IN} - V_{OUT}) / (V_{IN} * f * L_{IR} * I_{LOAD} (MAX))$   
 $= 1.2 * (19.5 - 1.2) / (19.5 * 280K * 0.35 * 12.5) = 0.92\mu H$   
 L choose 1uH, LIR=0.32  
 $I_{ocp} = (R_{trip} * 10u) / R_{ds(on)} + I_{ripple} / 2$   
 Setting +1\_8VSUS OCP trigger point to 18A  
 OVP POINT => VFB \* 116%  
 UVP POINT => VFB \* 70%  
 Switching Frequency = 280KHz




Setting +1\_8VSUS OCP trigger point to 16A





$V_o = ((PR188/PR189)+1) * 0.8 = 1.2V$




**Discharge circuit for power-off**












System SCP and Battery UVP protect



Setting PWRLIMIT# trigger point to 4.4A



## M730 EVT

### (2007/05/29)

Base on M720\_SCHEMATIC\_0528\_1700.

### (2007/05/30)

P.35 Add R607 for OVT\_GFX#  
P.23 Add R604,R605 and R606 for IFPC/D power

### (2007/05/31)

P.40 Change R171 to 22ohm,C215 to 22uf.  
P.42 Change C201,C202,C204 to X5R.  
P.44 Delete U12,R183,R190 and C224 for remove memory thermal sensor solution.  
P.9 Delete R366,R69,R74 and R81.  
P.11 Delete Internal graphics power.  
P.12 Delete Internal graphics power.  
P.54 Change PR2 from 0.02\_F 2512 to 0.015\_F 2512 for 90W adapter application.  
P.60 Change PQ47 from SI4800BDY to FDS8896  
P.28 Add C702

### (2007/06/04)

P.54 Change PR28 from 44.2K\_F to 62K\_F for setting constant power trigger point to 4.1A  
P.57 Change PR147 from 6.8K\_F to 10K\_F for setting +1\_8VSUS OCP trigger point to 16A  
P.59 Change PR184 from 14K\_F to 14.3K\_F for setting NV\_VDD to 1.215V  
P.59 Change PR182 from 6.8K\_F to 5.9K\_F for setting NV\_VDD OCP to 18A  
P.59 Add PR197, PR198 0\_J for NV\_VDD feedback remote sense.  
P.61 Change PR56 from 53.6K\_F to 47K\_F for setting PWRLIMIT trigger point to 4.4A.

### (2007/06/05)

P.54 Change PQ18 and PQ19 from SI4800BDY to SI3424DV for layout space.  
P.54 Change PC24 from 120pF 10% to 120pF 5% for purchase difficult.  
P.60 Change PQ35 and PQ36 from SI4800BDY to SI3424DV for layout space.

### (2007/06/08)

P.62 Add BOSS7 and BOSS8 for thermal request

### (2007/06/14)

P.9 Change R97 to NC  
P.9 Add R608/R609 and NC for LVDS\_VREFH and LVDS\_VREFL  
P.8 Add TP731,TP732,TP733,TP734,TP735 for GFX\_VID[3:0] and GFX\_VR\_EN

### (2007/06/22)

P.19 Net I2CS\_SDA & I2CS\_SCL exchange with TP632 & TP633  
P.22 Q40,Q41,Q42,Q43,R575,R576,R582 and R583 change from NC to mount for Nvidia save power function  
P.24 Add and NC Q44,R610 for Nvidia save power function reserve  
P.34 CAP7 change from 1C-41S0476-M000 to 1C-41R0476-M200 for layout convenient  
P.62 Delete BOSS7,BOSS8 for ME request

### (2007/06/23)

P.62 H14 change to 1X-HOLE000-0474 for ME request  
P.62 H17 change to 1X-HOLE000-0473 for ME request

### (2007/06/25)

P.62 Update H14 screw hole pad.  
P.34 Change CAP7 to mount, and C275 to no mount for M720 HDD noise issue.  
P.38 Update FeliCa pin define for M720 A'SSY issue.  
P.49 Add C703,C704 for M720 LAN noise issue.

### (2007/06/28)

P.57 Delete PR151 0ohm for application note.  
P.58 Change PC67 from 270pF 10% to 270pF 5% for purchase difficult.  
P.58 Add TP736, TP737, TP738 and TP739 test pin for application note.  
P.56 PL8 change from 1L-DSPD100-4H02 to 1T-00001U5-0000 for layout convenient.

### (2007/06/29)

P.22 Delete R569 and add R611 for mirror function off.  
P.22 Modify address and command signals of U39 for mirror function off.

### (2007/07/02)

P.22 R577,R578,R573,R574 change from 4.3k to 1.05k for nVidia's suggestion.  
P.22 R582,R583,R575,R576 change from 4.02k to 1.82k for nVidia's suggestion.  
P.22 R584,R585,R579,R580 change from 10k to 2.49k for nVidia's suggestion.  
P.28 Add R612 and NC R596,U40 for GPIO3 of GPU is active high which is nVidia's suggestion.

### (2007/07/03)

P.37 Change LED4 to HT-110YG for M720 LED issue.  
P.51 Change R321,R323 to 51ohm,LED2,LED3 to HT-110Y for M720 LED issue.  
P.48 Change F5~F8 to 2.6A poly-switch for M720 USB loading and noise issue.  
P.52 Change CN23 to HS-8208E for M720 USB loading and noise issue.

### (2007/07/05)

P.11 L28 change to 1uH/220mA for M720 component spec. issue.  
P.08 Delete C509 for layout convenient.  
P.46 Change L27 to SINKA OD6560T-E900T for purchase difficult.  
P.28 NC R612 and mount R596,U40 for GPIO3 of GPU is set active low which is the same as MS90.  
P.22 Swap data signals of VRAM for layout convenient.

### (2007/07/06)

P.54 Change PC3 from mount to dummy for M720 application note.  
P.54 Change PC38 from 4.7uF\_25V 0805 to 1uF\_25V 0603 for M720 application note.  
P.54 Remove PR176 10\_J for M720 application note.  
P.54 Add PR199, PR200 1\_J 1206 and PC201, PC202 4.7uF\_25V 0805 for M720 DC\_IN RC snubber circuit.  
P.38 L25 change from BK1608LL121-T to TB160808B121 for purchase difficult.  
P.54 PL1,PL3 change from BLM41PG600SN1L to BCMS451616A600-8A for purchase difficult.  
P.05 CAP3 change from EEFSLOD331EY to 2R5TPE330M9 for purchase difficult.  
P.12 CAP14 change from EEFSLOD331EY to 2R5TPE330M9 for purchase difficult.

### (2007/07/09)

P.54 Change PR199, PR200 form 1206 to 1210 for M720 power rating safety.  
P.05 CAP3 change back to EEFSLOD331EY for purchase difficult.  
P.12 CAP14 change back to EEFSLOD331EY for purchase difficult.

### (2007/07/10)

P.11 L28 change to EBL2012-1R0M 0.25A for M720 component spec. issue.

### (2007/07/11)

P.28 Add L55 for M720 EMI issue.  
P.41 Delete VR2~VR5 and add C705~C708(NC) for M720 EMI issue.

<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title <b>History (1)</b>			
Size A3	Document Number M730-1-01	Rev 1.0	
Date:	Saturday, October 13, 2007	Sheet	63 of 67

(2007/07/12)

- P.54 Add PJ9 for application.
- P.55 PR170,PR171,PC178,PC179 change to NC for application.
- P.59 PR183,PC189 change to NC for application.
- P.22 Change Q40~Q43 and R575,R576,R582,R583 to NC for customer request.
- P.06 Add C709,C710 and reserve for EMI application.
- P.57 Add PC203~PC210 and reserve for EMI application.
- P.35 Add C711,C712 and reserve for EMI application.
- P.38 Add C713 and reserve for EMI application.

(2007/07/13)

- P.40 Add J2 for EMI application.

(2007/07/16)

- P.42 Change C455,C445 to 10uF,R167,R149 to 20 Kohm for M720 MIC. THD+N issue.
- P.35 Change R382 to mount and R390 to NC for system ID modification.
- P.54 PR199,PR200 change to 1/3 W for PUR issue.

(2007/07/17)

- P.37 Change LED4 to HT-110UYG for M720 MOR request.

(2007/07/20)

- P.41 Change R105 to 6.2Kohm for M720 audio issue.

(2007/08/28)

- P.35 Add and reserve C716,C717,C718 0603 cap for EMI solution.
- P.55 Add and reserve PC211,PC212 0603 cap for EMI solution.
- P.57 Add and reserve PC213 0603 cap for EMI solution.
- P.58 Add and reserve PC214~PC218 0603 cap for EMI solution.

### M730 PVT

(2007/09/27)

- P.54 Delete PJ9 for application.
- P.54 Change PD6 from mount to NC for UL\_Lock issue.
- P.54 Delete PR25, PR41, PR42 for application.
- P.55 PL11,PL12 change from PCMC063T-4R7MN to SPD1004HT4R7N-8A for MOR request.
- P.55 Delete PJ4, PJ5 for application.
- P.55 Delete PR155, PR156, PR162, PR163, PR167 for application.
- P.56 Delete PJ1, PJ2 for application.
- P.56 Delete PR129 for application.
- P.57 Delete PJ3 for application.
- P.58 Delete PR70, PR71, PR84, PR86, PR90, PR93, PR94, PR96, PR97, PR99, PR102 for application.
- P.59 Delete PJ6, PJ7 for application.
- P.59 Delete PR177, PR197, PR198 for application.
- P.60 Delete PR110, PR111, PR114 for application.
- P.61 Delete PR20, PR49 for application.

(2007/10/17)

- P.25 Add netname "J6" for U35 Pin J6 for application.

(2007/10/19)

- P.47 Change R235 from 47ohm to 68ohm for MS Card Media-C MS\_CLK undershoot issue

### M730 DVT

(2007/07/27)

- P.48 Delete F6,F8 for MOR's request.
- P.61 Change PD16 from mount to NC, add PR201 0ohm for application.
- P.06 Modify R350 pin1 connection from GND to +3VVRUN for GPU select 27MHz issue.

(2007/08/13)

- P.51 Change LED2,LED3 from HT-110Y to HT-110UY
- Change R319,R322 from 47ohm to 120ohm and R321 from 51ohm to 120ohm
- Change R496 from 47ohm to 100ohm for M720 LED brightness request from MOR

(2007/08/14)

- Add test pin TP740~TP772 for power test jig.

(2007/08/17)

- P.34 Add CAP21 for +5VVRUN noise issue of ODD
- P.41 Add CAP22 for +5VAMP noise issue of CODEC
- C127 change from no mount to mount for +5VAMP noise issue of CODEC
- P.25 Add C714/C715 for PEX\_PLL\_AVDD/PEX\_PLL\_DVDD noise issue

(2007/08/23)

- P.38 NC R152,R151,F2,L25,C185,C186,CN6 for no Felica SKU
- P.44 U27 change from GMT G781-1P8f to SMSC EMC1402-2-ACZL for Penryn CPU concern

(2007/08/25)


- P.62 H3 change to 1X-HOLE000-0519 for ME's request

(2007/08/28)


- P.55 PL11,PL12 change from SPD1004HT4R7N-8A to PCMC063T-4R7MN for ME interference issue.
- P.55 PR170,PR171,PC178,PC179 change from NC to mount for EMI issue.
- P.57 PR145 change from 3.3ohm to 4.7ohm and PC131 change from 1000P to 680P for EMI issue.

<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
<b>History (2)</b>			
Title	M730-1-01		Rev 1.0
Size	A3		
Date:	Friday, October 19, 2007	Sheet	64 of 67






<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division
Title <b>History ( 3 )</b>		
Size A3	Document Number M730-1-01	Rev 1.0
Date: Saturday, October 13, 2007	Sheet 65	of 67



<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title <b>History (4)</b>			
Size A3	Document Number M730-1-01	Rev 1.0	
Date:	Saturday, October 13, 2007	Sheet	66 of 67



<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division
Title	<b>History ( 5 )</b>	
Size	Document Number	Rev
A3	M730-1-01	1.0
Date:	Saturday, October 13, 2007	Sheet 67 of 67