

Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date
01	Schematics Page Index	1.0	2007/8/24	41	ICH8-M(POWER) 4/5	1.0	2007/8/24
02	Block Diagram	1.0	2007/8/24	42	ICH8-M(GND) 5/5	1.0	2007/8/24
03	CLOCK GEN (CK505)	1.0	2007/8/24	43	LAN (88E8055 MARVELL)	1.0	2007/8/24
04	MEROM(HOST BUS) 1/2	2.0	2007/8/30	44	EC+KBC (3910)	2.0	2007/8/30
05	MEROM(HOST BUS) 2/3	1.0	2007/8/24	45	Flash ROM/XBUS	1.0	2007/8/24
06	MEROM(Power/Gnd) 3/3	1.0	2007/8/24	46	SATA HDD RAID	1.0	2007/8/24
07	Crestline (HOST) 1/7	1.0	2007/8/24	47	PATA CD-ROM	1.0	2007/8/24
08	Crestline (DMI) 2/7	1.0	2007/8/24	48	PCI (PCI BUS)	1.0	2007/8/24
09	Crestline (GRAPHIC) 3/7	1.0	2007/8/24	49	PCI (ILINK)	1.0	2007/8/24
10	Crestline (DDR2) 4/7	1.0	2007/8/24	50	PCI (MS-STD/DUO/MDC/SD)	1.0	2007/8/24
11	Crestline (POWER,VCC) 5/7	1.0	2007/8/24	51	PCI (PCMCIA)	1.0	2007/8/24
12	Crestline (VCC CORE) 6/7	1.0	2007/8/24	52	Bluetooth	1.0	2007/8/24
13	Crestline (VSS) 7/7	1.0	2007/8/24	53	Mini-PCIE Card	1.0	2007/8/24
14	DDR2(SO-DIMM_0) 1/3	1.0	2007/8/24	54	EXPRESS	1.0	2007/8/24
15	DDR2(SO-DIMM_1) 2/3	1.0	2007/8/24	55	USB2.0	1.0	2007/8/24
16	DDR2(Termination) 3/3	1.0	2007/8/24	56	CIR Reciver	1.0	2007/8/24
17	VGA(PCI-E)	1.0	2007/8/24	57	FAN / HW THERMAL PROTECTION	1.0	2007/8/24
18	VGA(STRAP)	1.0	2007/8/24	58	Daughter Board Conn.	1.0	2007/8/24
19	VGA(GDDR)	1.0	2007/8/24	59	CAM/OIDE	1.0	2007/8/24
20	VGA(MULTIUSE)	1.0	2007/8/24	60	Logo LED	1.0	2007/8/24
21	VGA(LVD/VDAC)	1.0	2007/8/24	61	AUDIO(CODEC & POWER)	1.0	2007/8/24
22	VRAM(GDDR)# 1/4	1.0	2007/8/24	62	AUDIO(AMP & HP & SPK)	1.0	2007/8/24
23	VRAM(GDDR)# 2/4	1.0	2007/8/24	63	AUDIO (MUTE & INTMIC)	1.0	2007/8/24
24	VRAM(GDDR)# 3/4	1.0	2007/8/24	64	AUDIO (Second Codec)	1.0	2007/8/24
25	VRAM(GDDR)# 4/4	1.0	2007/8/24	65	Audio BOARD conn	1.0	2007/8/24
26	VGA(POWER) 1/3	1.0	2007/8/24	66	Power Design Diagram	1.0	2007/8/24
27	VGA(POWER) 2/3	1.0	2007/8/24	67	DCIN&Charger	1.0	2007/8/24
28	VGA(POWER) 3/3	1.0	2007/8/24	68	SYS Power (+3_3V/+5V)	1.0	2007/8/24
29	VRAM(BYPASS) 1/4	1.0	2007/8/24	69	SYS Power(+1_5V/+1_05V)	1.0	2007/8/24
30	VRAM(BYPASS) 2/4	1.0	2007/8/24	70	DDR2 Power(+1_8V/+0_9V)	1.0	2007/8/24
31	VRAM(BYPASS) 3/4	1.0	2007/8/24	71	CPU Vcore ---MAX8771	1.0	2007/8/24
32	VRAM(BYPASS) 4/4	1.0	2007/8/24	72	Others power plan	1.0	2007/8/24
33	TVIN and OUT/Semi-PnP#	1.0	2007/8/24	73	OVP protection	1.0	2007/8/24
34	CRT	1.0	2007/8/24	74	VGA POWER(+1_1V/ +1_2V)	1.0	2007/8/24
35	LVDS	1.0	2007/8/24	75	Inverter Boost Circuit	1.0	2007/8/24
36	HDMI	1.0	2007/8/24	76	HOLE & BOSS	2.0	2007/8/30
37	MINI PCI (TV)	1.0	2007/8/24	77	HISTORY(DVT)	1.0	2007/8/24
38	ICH8-M(PCI/USB) 1/5	1.0	2007/8/24	78		1.0	2007/8/24
39	ICH8-M(LPC, IDE, SATA) 2/5	1.0	2007/8/24	79		1.0	2007/8/24
40	ICH8-M(GPIO) 3/5	1.0	2007/8/24	80		1.0	2007/8/24

P. Leader	Check by	Design by

Project Code & Schematics Subject: M612 PVT Main Board

PCB P/N: 黃田
翰宇博德

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division


Title: **Index Page**

Size: A3 Document Number: (M612-1-01)MainBoard (MBX-176) 2007.8.24 Rev: 1.0

Date: Friday, August 31, 2007 Sheet: 1 of 81

M612(Beagle Santa Rosa)Block Diagram

Red texts:
New modified



M611 BOM configuration

unstuff	NC_
NB8P-GS + NB8M-GT	NV_
NB8P-GS	NV8P_
NB8M-GT	NV8M_
NB8M-GT	NV8MM_
NB8M-GT for L Model	NV8ML_
NB8X + Hynix VRAM	NVH_
NB8M+16Mx32 VRAM	NVNEW
NB8P + 16Mx32bit VRAM	NVNOR
NB8M + 8Mx32bit VRAM	NVNOR
NB8X + Infineon VRAM	NVI_
NB8X + Infineon & Samsung VRAM	NVIS_
NB8X + Hynix & Infineon VRAM	NVHS_
NB8X + 16Mx32bit VRAM	NV16_
NB8X + 8Mx32bit VRAM	NV8_


*JP Digital TV Tuner SKU unstuff JDTVNC_

Mini PCI CONN, BT CONN, IR CONN, Felica CONN unstuff for L Model LNC_





CPU_VCCA---->130mA
 CPU_VCCP---->4.5A
 CPU_VCC---->44A

MS90 check




U1C	VCC	VCC	AB20
A7	VCC[001]	VCC[068]	AB20
A9	VCC[002]	VCC[069]	AB7
A10	VCC[003]	VCC[070]	AC9
A12	VCC[004]	VCC[071]	AC12
A13	VCC[005]	VCC[072]	AC13
A15	VCC[006]	VCC[073]	AC15
A17	VCC[007]	VCC[074]	AC17
A18	VCC[008]	VCC[075]	AC17
A20	VCC[009]	VCC[076]	AD7
B7	VCC[010]	VCC[077]	AD9
B9	VCC[011]	VCC[078]	AD10
B10	VCC[012]	VCC[079]	AD12
B12	VCC[013]	VCC[080]	AD14
B14	VCC[014]	VCC[081]	AD15
B15	VCC[015]	VCC[082]	AD17
B17	VCC[016]	VCC[083]	AE9
B20	VCC[017]	VCC[084]	AE10
C9	VCC[018]	VCC[085]	AE12
C10	VCC[019]	VCC[086]	AE13
C12	VCC[020]	VCC[087]	AE15
C13	VCC[021]	VCC[088]	AE17
C15	VCC[022]	VCC[089]	AE18
C15	VCC[023]	VCC[090]	AE20
C18	VCC[024]	VCC[091]	AF9
D9	VCC[025]	VCC[092]	AF10
D9	VCC[026]	VCC[093]	AF12
D10	VCC[027]	VCC[094]	AF14
D12	VCC[028]	VCC[095]	AF15
D14	VCC[029]	VCC[096]	AF17
D16	VCC[030]	VCC[097]	AF18
D18	VCC[031]	VCC[098]	AF20
D18	VCC[032]	VCC[099]	
E7	VCC[033]	VCC[100]	
E9	VCC[034]		
E10	VCC[035]		
E12	VCC[036]		
E13	VCC[037]		
E15	VCC[038]		
E17	VCC[039]		
E18	VCC[040]		
F20	VCC[041]		
F7	VCC[042]		
F10	VCC[043]		
F12	VCC[044]		
F14	VCC[045]		
F15	VCC[046]		
F17	VCC[047]		
F18	VCC[048]		
F20	VCC[049]		
AA7	VCC[050]		
AA9	VCC[051]		
AA10	VCC[052]		
AA12	VCC[053]		
AA13	VCC[054]		
AA15	VCC[055]		
AA17	VCC[056]		
AA18	VCC[057]		
AA20	VCC[058]		
AB9	VCC[059]		
AC10	VCC[060]		
AB10	VCC[061]		
AB12	VCC[062]		
AB14	VCC[063]		
AB15	VCC[064]		
AB17	VCC[065]		
AB18	VCC[066]		
	VCC[067]		




LAYOUT NOTE:
Place 0.01uF near PIN B26

Layout Note: Route VCCSENSE traces at 27.4 Ohms with 50 mil spacing. Place PU and PD within 1 inch of cpu.
width=18 mil spacing=7 mil


(Design check 1.301) 2006.9.3
No Stuff 27.4 ± 1% pull-down to GND near Intel MVP 6 controller for testing purposes.



Backup 10uF capacitors for 22uF shortage.



U1D	VSS	VSS	P6
A4	VSS[001]	VSS[082]	P21
A8	VSS[002]	VSS[083]	P24
A11	VSS[003]	VSS[084]	R2
A14	VSS[004]	VSS[085]	R2
A16	VSS[005]	VSS[086]	R22
A19	VSS[006]	VSS[087]	R25
AF2	VSS[007]	VSS[088]	T1
B6	VSS[009]	VSS[090]	T4
B8	VSS[010]	VSS[091]	T23
B11	VSS[011]	VSS[092]	T26
B13	VSS[012]	VSS[093]	U3
B16	VSS[013]	VSS[094]	U6
B19	VSS[014]	VSS[095]	U21
B21	VSS[015]	VSS[096]	U24
B24	VSS[016]	VSS[097]	V2
C5	VSS[017]	VSS[098]	V5
C8	VSS[018]	VSS[099]	V22
C11	VSS[019]	VSS[100]	W25
C14	VSS[020]	VSS[101]	W1
C16	VSS[021]	VSS[102]	W4
C19	VSS[022]	VSS[103]	W23
C2	VSS[023]	VSS[104]	W26
C22	VSS[024]	VSS[105]	Y3
C25	VSS[025]	VSS[106]	Y6
D1	VSS[026]	VSS[107]	Y21
D4	VSS[027]	VSS[108]	Y24
D8	VSS[028]	VSS[109]	AA2
D11	VSS[029]	VSS[110]	AA5
D13	VSS[030]	VSS[111]	AA8
D18	VSS[031]	VSS[112]	AA11
D19	VSS[032]	VSS[113]	AA14
D23	VSS[033]	VSS[114]	AA16
D26	VSS[034]	VSS[115]	AA19
E3	VSS[035]	VSS[116]	AA22
E6	VSS[036]	VSS[117]	AA25
E8	VSS[037]	VSS[118]	AB1
E11	VSS[038]	VSS[119]	AB4
E14	VSS[039]	VSS[120]	AB8
E16	VSS[040]	VSS[121]	AB11
E19	VSS[041]	VSS[122]	AB13
E21	VSS[042]	VSS[123]	AB16
E24	VSS[043]	VSS[124]	AB19
E5	VSS[044]	VSS[125]	AB23
F3	VSS[045]	VSS[126]	AB26
F11	VSS[046]	VSS[127]	AC3
F13	VSS[047]	VSS[128]	AC6
F16	VSS[048]	VSS[129]	AC8
F19	VSS[049]	VSS[130]	AC11
F2	VSS[050]	VSS[131]	AC14
F22	VSS[051]	VSS[132]	AC16
F25	VSS[052]	VSS[133]	AC19
G4	VSS[053]	VSS[134]	AC21
G1	VSS[054]	VSS[135]	AC24
G23	VSS[055]	VSS[136]	AD2
G26	VSS[056]	VSS[137]	AD5
H3	VSS[057]	VSS[138]	AD8
H6	VSS[058]	VSS[139]	AD11
H21	VSS[059]	VSS[140]	AD13
H24	VSS[060]	VSS[141]	AD16
I2	VSS[061]	VSS[142]	AD19
I5	VSS[062]	VSS[143]	AD22
J22	VSS[063]	VSS[144]	AD25
J25	VSS[064]	VSS[145]	AE1
K1	VSS[065]	VSS[146]	AE4
K4	VSS[066]	VSS[147]	AE8
K23	VSS[067]	VSS[148]	AE11
K26	VSS[068]	VSS[149]	AE14
L3	VSS[069]	VSS[150]	AE16
L6	VSS[070]	VSS[151]	AE19
L21	VSS[071]	VSS[152]	AE22
L24	VSS[072]	VSS[153]	AE26
M2	VSS[073]	VSS[154]	A2
M5	VSS[074]	VSS[155]	AF6
M22	VSS[075]	VSS[156]	AF8
M25	VSS[076]	VSS[157]	AF11
N1	VSS[077]	VSS[158]	AF13
N4	VSS[078]	VSS[159]	AF16
N23	VSS[079]	VSS[160]	AF19
N26	VSS[080]	VSS[161]	AF21
P3	VSS[081]	VSS[162]	A25
		VSS[163]	AF25



5 H_D#[63..0] H_D#[63..0] U4A 12-CRESTL1-ES02 H_A#[3..35] 4



H_D#0	E2	H_D#0
H_D#1	G2	H_D#1
H_D#2	G7	H_D#2
H_D#3	M6	H_D#3
H_D#4	H7	H_D#4
H_D#5	G4	H_D#5
H_D#6	F3	H_D#6
H_D#7	N8	H_D#7
H_D#8	H2	H_D#8
H_D#9	M10	H_D#9
H_D#10	N12	H_D#10
H_D#11	N9	H_D#11
H_D#12	H5	H_D#12
H_D#13	P13	H_D#13
H_D#14	K9	H_D#14
H_D#15	M2	H_D#15
H_D#16	W10	H_D#16
H_D#17	Y8	H_D#17
H_D#18	V4	H_D#18
H_D#19	M3	H_D#19
H_D#20	J1	H_D#20
H_D#21	N5	H_D#21
H_D#22	N3	H_D#22
H_D#23	W9	H_D#23
H_D#24	W6	H_D#24
H_D#25	N2	H_D#25
H_D#26	Y7	H_D#26
H_D#27	Y9	H_D#27
H_D#28	P4	H_D#28
H_D#29	W3	H_D#29
H_D#30	N1	H_D#30
H_D#31	AD12	H_D#31
H_D#32	AE3	H_D#32
H_D#33	AD9	H_D#33
H_D#34	AC9	H_D#34
H_D#35	AC7	H_D#35
H_D#36	AD11	H_D#36
H_D#37	AC11	H_D#37
H_D#38	AB2	H_D#38
H_D#39	AD7	H_D#39
H_D#40	AB1	H_D#40
H_D#41	Y3	H_D#41
H_D#42	AC6	H_D#42
H_D#43	AE2	H_D#43
H_D#44	AC5	H_D#44
H_D#45	AG3	H_D#45
H_D#46	AG3	H_D#46
H_D#47	AJ9	H_D#47
H_D#48	AH8	H_D#48
H_D#49	AJ14	H_D#49
H_D#50	AE9	H_D#50
H_D#51	AE11	H_D#51
H_D#52	AH12	H_D#52
H_D#53	AJ5	H_D#53
H_D#54	AH5	H_D#54
H_D#55	AJ6	H_D#55
H_D#56	AE7	H_D#56
H_D#57	AJ7	H_D#57
H_D#58	AJ2	H_D#58
H_D#59	AE5	H_D#59
H_D#60	AJ3	H_D#60
H_D#61	AH2	H_D#61
H_D#62	AH2	H_D#62
H_D#63	AH13	H_D#63




H_A#3	J13	H_A#3
H_A#4	B11	H_A#4
H_A#5	C11	H_A#5
H_A#6	M11	H_A#6
H_A#7	C15	H_A#7
H_A#8	E16	H_A#8
H_A#9	L13	H_A#9
H_A#10	C12	H_A#10
H_A#11	C14	H_A#11
H_A#12	K16	H_A#12
H_A#13	B13	H_A#13
H_A#14	L16	H_A#14
H_A#15	J17	H_A#15
H_A#16	B14	H_A#16
H_A#17	K19	H_A#17
H_A#18	P15	H_A#18
H_A#19	R17	H_A#19
H_A#20	B16	H_A#20
H_A#21	H20	H_A#21
H_A#22	L19	H_A#22
H_A#23	D17	H_A#23
H_A#24	M17	H_A#24
H_A#25	N16	H_A#25
H_A#26	J19	H_A#26
H_A#27	B18	H_A#27
H_A#28	E19	H_A#28
H_A#29	B17	H_A#29
H_A#30	B15	H_A#30
H_A#31	E17	H_A#31
H_A#32	C18	H_A#32
H_A#33	A19	H_A#33
H_A#34	B19	H_A#34
H_A#35	N19	H_A#35

H_ADS#	G12	H_ADS# 4
H_ADSTB#0	L17	H_ADSTB#0 4
H_ADSTB#1	G20	H_ADSTB#1 4
H_BNR#	C8	H_BNR# 4
H_BPR#	E8	H_BPR# 4
H_BREQ#	F12	H_BREQ# 4
H_DEFER#	D6	H_DEFER# 4
H_DBSY#	C10	H_DBSY# 4
HPLL_CLK	AM5	CLK_MCH_BCLK 3
HPLL_CLK#	AM7	CLK_MCH_BCLK# 3
H_DPWR#	H8	H_DPWR# 5
H_DRDY#	K7	H_DRDY# 4
H_HIT#	E4	H_HIT# 4
H_HITM#	C6	H_HITM# 4
H_LOCK#	G10	H_LOCK# 4
H_TRDY#	B7	H_TRDY# 4


H_DINV#0	K5	H_DINV#0
H_DINV#1	L2	H_DINV#1
H_DINV#2	AD13	H_DINV#2
H_DINV#3	AE13	H_DINV#3
H_DSTBN#0	M7	H_DSTBN#0
H_DSTBN#1	K3	H_DSTBN#1
H_DSTBN#2	AD2	H_DSTBN#2
H_DSTBN#3	AH11	H_DSTBN#3
H_DSTBP#0	L7	H_DSTBP#0
H_DSTBP#1	K2	H_DSTBP#1
H_DSTBP#2	AC2	H_DSTBP#2
H_DSTBP#3	AJ10	H_DSTBP#3
H_REQ#0	M14	H_REQ#0
H_REQ#1	E13	H_REQ#1
H_REQ#2	A11	H_REQ#2
H_REQ#3	L13	H_REQ#3
H_REQ#4	B12	H_REQ#4
H_RS#0	E12	H_RS#0
H_RS#1	D7	H_RS#1
H_RS#2	D8	H_RS#2

H_SWING	B3	H_SWING
H_RCOMP	C2	H_RCOMP
H_SCOMP	W1	H_SCOMP
H_SCOMP#	W2	H_SCOMP#
H_CPURST#	B6	H_CPURST#
H_CPUSLP#	E5	H_CPUSLP#
H_AVREF	B9	H_AVREF
H_DVREF	A9	H_DVREF









External Graphics (GMCH CRT/TVOUT Disable)




PCI EXPRESS GRAPHICS




Base on below document:
 Mobile Merom Processor and Crestline Chipset
 - Santa Rosa Platform Design Guide-21112,1.0
 .pvd.pdf (May 2006/ Rev 1.0)page 193
 Table 82. External Graphics (GMCH Integrated Graphics Disable)
 Connect these signals to GND










+VCC_DMI R2050 0603 +VCC_PEG
 1 2
 NC 01U 10V_K1
 To connect the PEG & DMI to same rail (VCC_PEG)
 Stuff R675 and Remove C223, CAP26, L119



1.8V per DIMM=3.08A

0.1 μF and 2.2 μF placed close to VREF pins








FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title	DDR(II)SO-DIMM_0		
Size A3	Document Number	(M610-1-01) MainBoard (MBX-176) 2007.1.4	2.0
Date:	Friday, August 31, 2007	Sheet	14 of 81


SMBus Address: A0(W)/A1(R)

Place DIMM_0 near GMCH



Layout note: Place 1 cap close to every 1 R-pack terminated to +0.9VSUS





NB8X Strap for GDDR3-136ball RAM_CFG0
 0001 16Mx32Infineon
 0010 16Mx32Hynix
 0011 16Mx32Samsung
 0101 8Mx32Infineon
 0110 8Mx32Hynix
 0111 8Mx32Samsung

SUB_VENDOR
 0 (USE SYSTEM BIOS)
 1 (USE EXTERNAL ROM)



MIOAD0 is used to set the PCI Express PLL termination enable. DEFAULT "0"


NB8X 3GIO_PADCFG[3:0]
 0001

*NB8M-GT Device ID setting mismatch between VBIOS and H/W Straps
 Change R231 value from NC_ to NV8M_
 Change R232 value from NV_ to NV8P_*


NB8X PCI_DEVID[4:0]
 NB8P-GS X0111 "X7"
 NB8M-GT X0110 "X6"

CRYSTAL(NB8X)
 0 (27M Hz)
 1 (Reserved)










- 3 CLK_PCIE_PEG#
- 3 CLK_PCIE_PEG#
- 100MHz
- TXP0 AH15 PEX_TX0
- TXP1 AK15 PEX_TX0#
- TXP2 AH16 PEX_TX1
- TXP3 AG16 PEX_TX1#
- TXP4 AG17 PEX_TX2
- TXP5 AH17 PEX_TX2#
- TXP6 AG18 PEX_TX3
- TXP7 AH18 PEX_TX3#
- TXP8 AK18 PEX_TX4
- TXP9 AJ18 PEX_TX4#
- TXP10 AJ19 PEX_TX5
- TXP11 AH19 PEX_TX5#
- TXP12 AG20 PEX_TX6
- TXP13 AH20 PEX_TX6#
- TXP14 AG21 PEX_TX7
- TXP15 AH21 PEX_TX7#
- TXN0 AK21 PEX_TX8
- TXN1 AJ21 PEX_TX8#
- TXN2 AJ22 PEX_TX9
- TXN3 AG22 PEX_TX9#
- TXN4 AK23 PEX_TX10
- TXN5 AH23 PEX_TX10#
- TXN6 AK24 PEX_TX11
- TXN7 AJ24 PEX_TX11#
- TXN8 AJ25 PEX_TX12
- TXN9 AH25 PEX_TX12#
- TXN10 AG26 PEX_TX13
- TXN11 AK27 PEX_TX13#
- TXN12 AJ27 PEX_TX14
- TXN13 AJ28 PEX_TX14#
- TXN14 AJ28 PEX_TX15
- TXN15 AH27 PEX_TX15#
- PEG_RXP_C0 AK13 PEX_RX0
- PEG_RXP_C1 AK14 PEX_RX0#
- PEG_RXP_C2 AM14 PEX_RX1
- PEG_RXP_C3 AM15 PEX_RX1#
- PEG_RXP_C4 AL15 PEX_RX2
- PEG_RXP_C5 AL16 PEX_RX2#
- PEG_RXP_C6 AK16 PEX_RX3
- PEG_RXP_C7 AK17 PEX_RX3#
- PEG_RXP_C8 AL17 PEX_RX4
- PEG_RXP_C9 AL18 PEX_RX4#
- PEG_RXP_C10 AM18 PEX_RX5
- PEG_RXP_C11 AM19 PEX_RX5#
- PEG_RXP_C12 AK18 PEX_RX6
- PEG_RXP_C13 AK20 PEX_RX6#
- PEG_RXP_C14 AL20 PEX_RX7
- PEG_RXP_C15 AL21 PEX_RX7#
- PEG_RXP_C16 AM21 PEX_RX8
- PEG_RXP_C17 AM22 PEX_RX8#
- PEG_RXP_C18 AK22 PEX_RX9
- PEG_RXP_C19 AK23 PEX_RX9#
- PEG_RXP_C20 AL23 PEX_RX10
- PEG_RXP_C21 AL24 PEX_RX10#
- PEG_RXP_C22 AM24 PEX_RX11
- PEG_RXP_C23 AM25 PEX_RX11#
- PEG_RXP_C24 AK25 PEX_RX12
- PEG_RXP_C25 AK26 PEX_RX12#
- PEG_RXP_C26 AL26 PEX_RX13
- PEG_RXP_C27 AL27 PEX_RX13#
- PEG_RXP_C28 AM27 PEX_RX14
- PEG_RXP_C29 AM28 PEX_RX14#
- PEG_RXP_C30 AL28 PEX_RX15
- PEG_RXP_C31 AL29 PEX_RX15#




MULTI-USE I/O INTERFACE









[MIOA_HSYNC : SLOT_CLOCK_CFG]
 0 GPU and MCH share a common reference clock
 1 GPU and MCH do not share a common reference clock






Use GPU internal thermal sensor
Change R2328,R2329 form NC to mount



SM bus Address :
1001100(EC)
For F75383M



Backup GPIO8 for GPU thermal trigger signal
Change R293 from mount to NC for using internal thermal sensor

2007/1/4 Update

GPIO	I/O	Internal pull low	GPIO TABLE	
GPIO0	I	Yes	HDMI Hot Plug Detect 0 (HPD0)	Active High
GPIO1	I	Yes	DVI Hot Plug Detect 1 (HPD1)	Active High
GPIO2	O	Yes	LCD BL Brightness (LCD0_BL_PWM)	Active High
GPIO3	O	No	Panel Power (LCD0_VDD)	Active Low
GPIO4	O	Yes	LCD Backlight enable (LCD0_BL_EN)	Active High
GPIO5	O	Yes	GPU Power Downgrade for NV_VDD	Active Low
GPIO8	O	No	Thermal Alert Output (>125 Degree)	Active Low
GPIO9	I	No	System Power Limit Alert Input	Active Low
GPIO10	O	No	Memory Vref switch (MEM_VREF)	Active High
GPIO11	I/O	No	HDMI CEC Function Backup	



Change R2333 from NC to mount for using internal thermal sensor

02/12/07 PVT Change

SPREAD SPECTRUM SETTING FOR MK

S0	SPREAD DIRECTION	Spread Percentage(%)
0	DOWN	-1.8
M	DOWN	-0.6
1	DOWN	-2.5

SPREAD SPECTRUM SETTING FOR P1819B

SRS	SPREAD DIRECTION	Spread Percentage(%)
0	DOWN	-1.25
1	DOWN	-1.75

0 = connect to GND
M = unconnected
1 = connect directly to VDD



DACA	VGA-CRT	I2CA
DACA-RED	R	
DACA-GREEN	G	
DACA-BLUE	B	
DACA-HSYNC	HSYNC	
DACA-VSYNC	VSYNC	
	VGA-DECLK	SCL
	VGA-DECDATA	SDA

DACB	S-VIDEO	COMPOSITE	D-CONNECTOR	I2CB
DACB-RED	C		FR	
DACB-GREEN	Y		Y	
DACB-BLUE			COMPOSITE#B	
			LINE1	SCL
			LINE2	SDA
			LINE3	


DACC	DVI-I	I2CB
DACC-RED	R	
DACC-GREEN	G	
DACC-BLUE	B	
DACC-HSYNC	HSYNC	
DACC-VSYNC	VSYNC	
	DVI-DECLK	SCL
	DVI-DECDATA	SDA

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **VGA (POWER) 8 OF 8**

Size: A3 Document Number: (M610-1-01) MainBoard (MBX-176) 2007.1.4 Rev: 2.0

Date: Friday, August 31, 2007 Sheet: 21 of 81



U12
Mirror function on

Minimum 200us delay
required prior to applying
any executable command
after stable power and clock.

R1397(120 ohm-360 ohm)
240 ohm --> Output impedance 40 ohm

VRAM_VREF is 70%*FBVDDQ for GDDR3 1.26V



DDR3 (NB8X)	
R1896, R1897, R1898, R1899	243 ohm
C1608 C1809	0.01uF



NVIDIA FAE suggestion:
Update Single resistor between FBX_CLK and FBX_CLK* to 243ohm



FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **VRAM (GDDR) 1 OF 4**



Size: Document Number (M610-1-01>MainBoard (MBX-176) 2007.1.4 Rev 0.1

Custom: (M610-1-01>MainBoard (MBX-176) 2007.1.4

Date: Friday, August 31, 2007 Sheet 22 of 81




FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
VRAM (GDDR) 2 OF 4			
Size	Document Number		Rev
Custom	(M610-1-01)MainBoard (MBX-176) 2007.1.4		0.1
Date:	Friday, August 31, 2007	Sheet	23 of 81



R1397(120 ohm-360 ohm)
240 ohm --> Output impedance 40 ohm





VRAM_VREF is 70%FBVDDQ for GDDR3 1.26V



Minimum 200us delay
required prior to applying
any executable command
after stable power and clock.

not have this R in reference

R2389(120 ohm-360 ohm)
240 ohm --> Output impedance 40 ohm



DDR3 (NB8X)	
R1896, R1897, R1898, R1899	243 ohm
C1608 C1809	0.01uF

NVIDIA FAB suggestion:
Update Single resistor between FBx_CLK and FBx_CLK* to 243ohm

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **VRAM (GDDR) 3 OF 4**

Size A3 Document Number (M610-1-01>MainBoard (MBX-176) 2007.1.4 2.0 Rev




Date: Friday, August 31, 2007 Sheet 24 of 81


10/17 Delete C442,C444 and change R278 from 0805 to 0603 for MIOB is used to straps input and the current is very low.

NB8X: Change power rail from 2.5V to 1.2V


NB8X: 9/18 change power rail from 2.5V to 1.8V

NB8X: 9/18 change power rail from 2.5V to 1.8V






10/18 Replace CAP20 by a higher ESR cap(40mohm) for cost down




NVIDIA update NB8M VRAM termination value
 FBCAL_PD_VDDQ 45.3 Ω
 FBCAL_PU_GND 24.9 Ω
 FBCAL_TERM_GND 40.2 Ω

NVIDIA 07/1/5 update

	DDR3(NB8M-GT)	DDR3(NB8P-GS)
FBCAL_PD_VDDQ	45.3 ohm	45.3 ohm
FBCAL_PU_GND	24.9 ohm	24.9 ohm
FBCAL_TERM_GND	40.2 ohm	40.2 ohm





Memory Vref switch controlled by GPIO10



Component	Value	Status
C1688	1.0µF	No Stuff
R2140	76.8 ohm	No Stuff
R2141	No Stuff	No Stuff
R2139	No Stuff	No Stuff



Decoupling for T-U11 MEMORY

Place around the MEM




Decoupling for T-U12 MEMORY

Place around the MEM




Decoupling for T-U13 MEMORY

Place around the MEM





Decoupling for T-U14 MEMORY

Place around the MEM





Decoupling for B-U165 MEMORY

Place around the MEM




Decoupling for B-U166 MEMORY

Place around the MEM




Decoupling for B-U167 MEMORY


Place around the MEM




Decoupling for B-U168 MEMORY

Place around the MEM







These component close to S-Video connector within 700 mil




S-VIDEO CONNECTOR




PS101 HFD has level shift function, so backup this circuit
Change Q115, Q116, R1545, R1546 to NC




Semi-PnP Circuit



FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title		CPBG - R&D Division	
S-VIDEO/Semi-PnP			
Size	Document Number		Rev
A3	(M610-1-01) MainBoard (MBX-176)	2007.1.4	2.0
Date:	Friday, August 31, 2007	Sheet	33 of 81





10/18 Delete R1058 for it is no use




LVDS CONNECTOR


INVERTER CONNECTOR



U106,U15,U16 can use ON (MC74VHC1G08DFT2G)
H.H. PN:14-MC74VHC-1G04




Change net name from LVDS_GPIO to GAMMA_MOD




Use H/W selection to enable GAMMA function.
Change R1937,R1938 from 4.7K to 0ohm


H: GAMMA Disable
L: GAMMA Enable



Current limit is from 1.1A to 2.1A.




PANEL ID




Type	WXGA+	WXGA+	WUXGA	WUXGA
Size	17" wide	17" wide	17" wide	17" wide
Vendor	LG PHILIPS	LG PHILIPS	SHARP	SHARP
Device Name	LP171WP74-TLA1	LP171WP7-TLA1	LQ170M11LA4G	LQ170M11LA4B
Panel ID Check[2..0]	010	001	100	101


Special mini stereo jack



TV TUNER CONN




S-VIDEO IN







TV-TUNER not support CLKRUN

TV tuner "SVIN_DET#" signal no use.
Change R1840, D85 to NC



B-CAS connector (Close to TV Tuner)

FFC CONNECT TO TV TUNER BOARD (FOR JP DIAGITAL)




FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division



Title: **MINI-PCI CONN.**

Size: A3
Document Number: (M610-1-01) MainBoard (MBX-176) 2007.1.4
Date: Friday, August 31, 2007
Sheet: 37 of 81


Rev: 2.0



PCI Pullups



Interrupt I/F



GNT0# is Strap Pin
For Boot BIOS Selection.
It's used Integrated pull_up



9/4 ICH8 Strap Pin change from ICH7 GNT4#

Strap for Boot-BIOS

	GNT0#	SPI_CS1#
EPC(Default)	HI	HI
PCI	HI	LOW
SPI	LOW	HI

07/01/04 Change LVDS_GPIO Net to GAMMA_Control


11/08 New add High SKU SHARP panel GAMMA function
12/28 Change R2325 to no stuff




Place within 500 mils of ICH

USB Port0 -- USB Port0
USB Port1 -- USB Port1
USB Port2 -- USB Port2(Audio Board)
USB Port3 -- X
USB Port4 -- Bluetooth
USB Port5 -- Express Card
USB Port6 -- X
USB Port7 -- Camera (10/26 modify)
USB Port8 -- OIDE
USB Port9 -- CIR
11/3 update base on MOR side suggest



SPI_CS1#
SPI_CLK
SPI_MOSI
SPI_MISO
It's used 20K Integrated pull_up
SPI_CS0# is Output Pin
SPI_CS1# is Strap Pin
For Boot BIOS Selection.
It's used Integrated pull_up




Place within 500 mils of ICH and don't routing next to high speed signals







The traces inside this block should be wider.
No digital signals routed under XTAL









ICH8 datasheet error, GPIO34 is not truer GPIO Pin, BIOS can't control it's action
Change EC_OUT from ICH8 GPIO26 to GPIO34
ICH8 pin AH27(GPIO26) add TP1051
ICH8 pin AG14(GPIO34) del TP869, link to X-BUS conn.



Within 500 mils of the ICH8M, and avoid routing next to clock pins.






10/27 FAE suggest
No stuff R2142. LINKALERT# can be left as NC if unused this function. See Santa Rosa MOW WW33






80 Port I/F:
H: LPC bus
L: PCI bus

12/27 Change GPIO28 Net from CAM_PWREN to TP

12/27 Delete R1787



Straps Pin




10/27 FAE suggest
Connect LAN_RST# to GND if no internal LAN used. See Santa Rosa design guide table 181

The spec CK505 CLK_EN is high enable, not low enable, correct "*" mark wrong on schematic. Change ICH8 pin E1 /U18 pin 56 net name from CLK_EN# to CLK_EN

10/31 internal review
change +3VSUS to +3VRUN +3VSUS=>Power on at S3 +3VRUN=>Power off at S3


Beagle not support AMT
9/25 Change +3VRUN to +3VAWL


FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division			
File	ICH8-M (GPIO) 3/5		
Size	Document Number		Rev
A3	(M610-1-01) MainBoard (MBX-176) 2007.1.4		2.0
Date:	Friday, August 31, 2007	Sheet	40 of 81




U29F

AD25	VCCRTC
A16	V5REF[1]
T7	V5REF[2]
G4	V5REF_SUS
AA25	VCC1_5_B[01]
AA26	VCC1_5_B[02]
AA27	VCC1_5_B[03]
AB27	VCC1_5_B[04]
AB28	VCC1_5_B[05]
D28	VCC1_5_B[06]
D29	VCC1_5_B[07]
E25	VCC1_5_B[08]
E26	VCC1_5_B[09]
E27	VCC1_5_B[10]
F24	VCC1_5_B[11]
F25	VCC1_5_B[12]
G24	VCC1_5_B[13]
H23	VCC1_5_B[14]
H24	VCC1_5_B[15]
J23	VCC1_5_B[16]
J24	VCC1_5_B[17]
K24	VCC1_5_B[18]
K25	VCC1_5_B[19]
L23	VCC1_5_B[20]
L24	VCC1_5_B[21]
L25	VCC1_5_B[22]
M24	VCC1_5_B[23]
M25	VCC1_5_B[24]
N24	VCC1_5_B[25]
N25	VCC1_5_B[26]
P24	VCC1_5_B[27]
P25	VCC1_5_B[28]
R24	VCC1_5_B[29]
R25	VCC1_5_B[30]
R26	VCC1_5_B[31]
R27	VCC1_5_B[32]
T23	VCC1_5_B[33]
T24	VCC1_5_B[34]
T25	VCC1_5_B[35]
T26	VCC1_5_B[36]
T27	VCC1_5_B[37]
T28	VCC1_5_B[38]
T29	VCC1_5_B[39]
U24	VCC1_5_B[40]
U25	VCC1_5_B[41]
V23	VCC1_5_B[42]
V24	VCC1_5_B[43]
V25	VCC1_5_B[44]
W25	VCC1_5_B[45]
Y25	VCC1_5_B[46]
AE7	VCCSUS1_5_A[01]
AE7	VCCSUS1_5_A[02]
AH7	VCCSUS1_5_A[03]
AJ7	VCCSUS1_5_A[04]
AJ7	VCCSUS1_5_A[05]
AC1	VCCSUS1_5_A[06]
AC2	VCCSUS1_5_A[07]
AC3	VCCSUS1_5_A[08]
AC4	VCCSUS1_5_A[09]
AC5	VCCSUS1_5_A[10]
AC10	VCCSUS1_5_A[11]
AC9	VCCSUS1_5_A[12]
AA5	VCCSUS1_5_A[13]
AA6	VCCSUS1_5_A[14]
G12	VCCSUS1_5_A[15]
G17	VCCSUS1_5_A[16]
H7	VCCSUS1_5_A[17]
AC7	VCCSUS3_3[01]
AD7	VCCSUS3_3[02]
F1	VCCSUS3_3[03]
L6	VCCSUS3_3[04]
M6	VCCSUS3_3[05]
M7	VCCSUS3_3[06]
W23	VCCSUS3_3[07]
F17	VCCSUS3_3[08]
G18	VCCSUS3_3[09]
G20	VCCSUS3_3[10]
A24	VCCSUS3_3[11]
A26	VCCSUS3_3[12]
A27	VCCSUS3_3[13]
B26	VCCSUS3_3[14]
B27	VCCSUS3_3[15]
B28	VCCSUS3_3[16]
B28	VCCSUS3_3[17]
B28	VCCSUS3_3[18]
B25	VCCSUS3_3[19]
B25	VCCCL1_5[01]
B25	VCCCL1_5[02]
B25	VCCCL1_5[03]
B25	VCCCL1_5[04]
B25	VCCCL1_5[05]
B25	VCCCL1_5[06]
B25	VCCCL1_5[07]
B25	VCCCL1_5[08]
B25	VCCCL1_5[09]
B25	VCCCL1_5[10]
B25	VCCCL1_5[11]
B25	VCCCL1_5[12]
B25	VCCCL1_5[13]
B25	VCCCL1_5[14]
B25	VCCCL1_5[15]
B25	VCCCL1_5[16]
B25	VCCCL1_5[17]
B25	VCCCL1_5[18]
B25	VCCCL1_5[19]
B25	VCCCL1_5[20]
B25	VCCCL1_5[21]
B25	VCCCL1_5[22]
B25	VCCCL1_5[23]
B25	VCCCL1_5[24]
B25	VCCCL1_5[25]
B25	VCCCL1_5[26]
B25	VCCCL1_5[27]
B25	VCCCL1_5[28]
B25	VCCCL1_5[29]
B25	VCCCL1_5[30]
B25	VCCCL1_5[31]
B25	VCCCL1_5[32]
B25	VCCCL1_5[33]
B25	VCCCL1_5[34]
B25	VCCCL1_5[35]
B25	VCCCL1_5[36]
B25	VCCCL1_5[37]
B25	VCCCL1_5[38]
B25	VCCCL1_5[39]
B25	VCCCL1_5[40]
B25	VCCCL1_5[41]
B25	VCCCL1_5[42]
B25	VCCCL1_5[43]
B25	VCCCL1_5[44]
B25	VCCCL1_5[45]
B25	VCCCL1_5[46]






07 0111
Add test point for BFT Lan test



The Resistors and Capacitors as close to LAN Controller as possible



FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
File	GLAN
Size	Document Number
C	(M610-1-01>MainBoard (MBX-176) 2007.1.4
Date	Friday, August 31, 2007
Sheet	43 of 81
Rev	2.0



SysID0 "LogoLED" definition
 Enable : SYSTEM_ID0 is Low
 Disable : SYSTEM_ID0 is High

HH/HM(NV8P) -- 512MB VRAM

	H (NV8P)	M (NV8MM)	L (NV8ML)
SysID1	1	1	0
SysID2	1	1	0
SysID3	1	0	0
SysID4	0	0	0
SysID5	1	1	1



FAN_SEL Definition
 Hi for FOXCONN FAN
 Low for MOR Cooling Unit

FOXCONN HON HAI PRECISION IND. CO., LTD.
 CPBG - R&D Division


Title: **EC + KBC**

Size: A3 Document Number: (M610-1-01) MainBoard (MBX-176) 2007-1-4


Date: Friday, August 31, 2007 Sheet 44 of 801 Rev 2.0

FLASH BIOS


44 XIO_FA[19..0]
44 XIO_FD[7..0]



JIG-120





X-BUS



FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **Flash ROM + Jig-120 + XBUS**

Size: A3	Document Number: (M610-1-01)	Rev: 2.0
Date: Friday, August 31, 2007	Sheet: 45	of 81






11/3
 MOR side suggest IRQ and IORDY pin
 add pull up resistance by +5VRUN
 (NC: R993 and R996)
 Refer to MS90 schematics.

39 IDE_PDD[0..15] \leftrightarrow IDE_PDD0..15

CD-ROM CONN


ODD must Master
 H: Slave
 L: Master







FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title: PCI (PCI BUS)			
Size:	Document Number:		Rev
Custom:	(MS10-121) MainBoard (MBX-176) 2007.1.4	2.0	
Date:	Friday, August 31, 2007	Sheet	48 of 61


This capacitor must be placed to IC pin




iLink CONN.




FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title: PCI (iLINK)			
Size: A3	Document Number: (M610-1-01) MainBoard (MBX-176) 2007.1.4	2.0	Rev
Date: Friday, August 31, 2007	Sheet: 49	of	81




SD CONN.



MS STD/DUO CONN.





MDC CONN.



9/18 Change Net name to HDA_MDC_*

02/12/07 PVT Change MS Power switch to TPS2055





PCMCIA CONN.

Card BUS / 16-Bit PC Card Interface

Card BUS / 16-Bit PC Card Socket

Card BUS / 16-Bit PC Card Socket Housing

Clamp Voltage For PC CARD (IO 5V/3.3V)

Serial / Parallel PC Card Power Switch



3.3V/5V, 70mA

3.3V/5V, 1000mA

TPS DATA

TPS CLOCK


TPS LATCH



11/04 Change U80 Enable from BT_ON to BT_3V
 U79 LDO Ton Max is 1000us
 U80 BUS Switch Ton Max is 5ns

12/27 Change Bluetooth circuit Value to LNC_* for M610 DVT I SKU


12/14 Change R2318 from 1K to 4.7K, Add one 47K pull up resistance





To solve U80 enable pin (net name USB_BT_EN) floating during U79 (BT_3V from LDO) BT_ON disable,
 Add Pull low 47K(R2331) at net USB_BT_EN, Change R2318 from 10K to 1K.

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title		CPBG - R&D Division	
FAN/Bluetooth			
Size	Document Number	2.0	Rev
A3	(M610-1-01) MainBoard (MBX-176) 2007.1.4		
Date:	Friday, August 31, 2007	Sheet	52 of 81

Mini-PCIE Card connector




10/27 FAE suggest CL_CLK1/CL_DATA1/CL_VREF1 can be left as NC if unused IAMT. Don't need to connect to WLAN card.








FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
File: Mini-PCIE Card			
Size: A3	Document Number: (M610-1-01) MainBoard (MBX-176) 2007.1.4	Rev: 2.0	
Date: Friday, August 31, 2007	Sheet: 53	of: 81	

VOLTAGE INPUTS ⁽¹⁾					LOGIC INPUTS			VOLTAGE OUTPUTS ⁽²⁾			MODE ⁽³⁾
AUXIN	3.3VIN	1.5VIN	SHDN	STBY	CP ⁽⁴⁾	AUXOUT	3.3VOUT	1.5VOUT			
Off	x	x	x	x	x	Off	Off	Off	Off	OFF	
On	x	x	0	x	x	GND	GND	GND	Shutdown	Shutdown	
On	x	x	1	x	1	GND	GND	GND	No Card	No Card	
On	On	On	1	0	0	On	Off	Off	Standby	Standby	
On	On	On	1	1	0	On	On	On	Card Inserted	Card Inserted	


EXPRESS Card



MOR not agree use ENE chip for second source
 Change Express Card Power Switch (U36) from ENE P2231TF to TI TPS2231PW




USB connector *2



FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title: USB2.0/DOCKING CONN.			
Size: A3	Document Number: (M610-1-01)MainBoard (MBX-176) 2007.1.4	2.0	Rev
Date: Friday, August 31, 2007	Sheet	55	of 81

IR Receiver connector




Button		SW1	SW0
VAIO button	Kick Instant On	L	L
Green button	Kick Windows	L	H
Shortcut button	Kick Windows	H	L
Standby button	Kick Windows	H	H

Num	Signal Name	I/O	Comment	Difference from ALPS.
1	+5VALW	VCC		<-
2	USB+	I/O		<-
3	USB-	I/O		<-
4	GND	GND		<-
5	+3VSUS	-	Not for use. Because SMK's IC use internal pull up resistor for D-.	ALPS's IC use this signal as a pull up plane of D- for low speed detection.
6	SW0	O	Use for detecting of the remote button. 3.3V CMOS output.	3.3V open drain output.
7	SW1	O	Use for detecting of the remote button. 3.3V CMOS output.	3.3V open drain output.
8	FEATURE_RST#	I	Software reset signal. (3.3V internal pull up resistor.)	Use for detecting of the remote button. 3.3V open drain output.
9	PWR#	O	Power on request signal. Open drain output.	<-
10	SPWR	I	Power OK signal. 5V input.	<-
11	EN	-	Not for use.	Low: Disable instant on feature Open or High: Enable instant on feature (3.3V internal pull up resistor.)
12	HardRST#	I	Hardware reset.	<-



9/26 FOR NEW SMK IR module compatily
 1.Change stuff to NC:F6,R1927,R1928,R1929,
 2.EC Page GPIO20(105),GPIOAD2(83) pin swape

12/27 Change CIR circuit Value to LNC_* for M610 DVT L SKU

At Only USB Internal CIR, it's USB Power




FAN circuit



HW THERMAL PROTECTION

07/01/09 Change HW THERMAL PROTECTION circuit to stuff




HW thermal shut down tempature setting 95 degree . Put Near CPU .


Base on MOR side request to add HW thermal protection circuit

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title FAN / HW THERMAL PROTECTION			
Size	Document Number	Rev	
A3	(M610-1-01) MainBoard (MBX-176)	2007.1	2.0
Date:	Friday, August 31, 2007	Sheet	57 of 81

SD LED




BLUETOOTH LED




WLAN LED


LED IF SPEC:
20mA(TYP) , 30mA(MAX)




To Power Button Board Connector




To LED Board Connector



To AV Function Board Connector



To Touch Pad Board Connector




FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title POWER BD + HOT KEY BD + T/P&LED BD + LOGO LED

Size A3 Document Number (M610-1-01) MainBoard (MBX-176) 2007.1.4 Rev 2.0
Date: Friday, August 31, 2007 Sheet 98 of 81


OIDE Connector



2006.1.4pin swape for ME request

12/27 Change Felica circuit Value to LNC_* for M610 DVT I SKU


CAMERA Connector




12/22
Base on MOR side suggest to modify cammera power source circuit,
Add F19(LITTLELFUSE 0.35A) between net +5VSUS and CAM_5V,
del U132(RI9702),

07/01/04 Delete R1943




12/21 BFT Test Pad



Constant-Current SONY LOGO LED




FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title Logo LED / +1_5VSUS			
Size	Document Number		Rev
Custom	(MS10-1) MainBoard (MBX-176) 2007.1.4	2.0	
Date	Friday, August 31, 2007	Sheet	60 of 61




0920
 Add 2PCS CAP39,CAP40 100_6.3V_M
 Delet CAP24,CAP25

1103
 Change CAP39 and CAP40 Vendor from NIPPON CHEMI-CON to LELON

1228
 Change CAP39 and CAP40 Vendor from LELON to Panasonic
 1229
 Change R1250,R1251,R2326,R2327,R1863,R1864 to 22 ohm.



Max 1.7A



1031
 Change back to original circuit


To Audio Board

1211
 Change damping resistor to 4.3K
 When play -3dB sine wave file ,the power is 1.2W.
 Change C1850,C1851 from 1uF to 0.015uF
 for change cut off Frequency form 10Hz to 250 Hz


0920
 Change speaker AMP from TI to APA2068

INTERNAL SPEAKER

0920
 Change to 0ohm 0603




BFT Test Pad




Gain setting table

Gain	R2216	Voltage
8dB	9.1K	0.77V
10dB	7.68K	0.65V
12dB	6.2K	0.54V
14dB	4.7K	0.43V
16dB	3.3K	0.31V



SPEAKER AMP

1209
 Change gain setting to 14dB ,R2216 from 3.3K to 4.7K.
 When play -3dB sine wave file ,the power is 1.2W.




1004
Change U45, U140 as NC
For Headphone in mute speaker out
isn't supported in Dos mode
1005
Phone-out is not required


Circuit setting table

Circuit 0 (Beagle)	Circuit 1 No support Dos mute (Default)	Circuit 2 Support Dos mute	component
Stuff	NC	Stuff	U45
NC	NC	Stuff	U140
NC	Stuff	NC	R1985
Stuff	NC	NC	R1984

1025
Change Mute control circuit
(Same with MS30/50/90)



0111'07
Change Q181 from 17-MMBT390-4000
to 17-MMBT390-4001 for PUR can't buy issue




1227
Change R1321 and R1325 from 4.7k_J to 4.7K_F
for MOR Side Command.

0104
Change R1361 From 33k to 22k For improve Mute_TR signal quality well.



1005
Del phone-out mute circuit
for phone-out is not required

INTERNAL MIC(Non)




BFT Test Pad

Anti-Glitch




1018
 Change ALC262 to ALC268.
 (If ALC268 sample schedule delay, change to ALC262)
 1024
 Change SPDIF of Second codec to MB optical out
 1102
 Change ALC268 to ACL262



Decoupling Caps, place close to power pin.



Decoupling Caps, place close to power pin.




Audio Board connector




Backup two jumper resistors for bridge between GND and A_GND

Close screw hole H3




Close screw hole H5






Isolate screw hole H4, and add EMI/ESD solution



EMI




Add jumper resistor for Return patch




Original EMI backup solution to continue with MS20(bridge between GND and A_GND)




BFT Test Pad



FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
Audio Board conn			
Size	Document Number		Rev
A3	(M610-1-01)MainBoard (MBX-176) 2007.1.4		2.0
Date:	Friday, August 31, 2007	Sheet	65 of 81






To improve DC_IN overshoot level.
Change PR171, PC151 from NC to stuff.

Change PR369 from 0Ω to 15KΩ for
set BATT_PRS# high level=3.24V for EC

PR28&PR30_Set input current limit to 106.01W
MAX1909 reduce source current by decreasing the
charger current when the input current exceeds 106.01W

PQ1,PQ2,PQ3,PQ15 usage
SI4425BDY(Rds=10mΩ_typ,12mΩ_max@Vgs=10V,Id=11.4A)
or
AOS4407(Rds=11mΩ_typ,14mΩ_max@Vgs=-10V,Id=10A)

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title DCIN & Charger			
Size A3	Document Number (M610-1-01)MainBoard (MBX-176)	2006.12.29	Rev 2.0
Date: Friday, August 31, 2007	Sheet 67	of 81	



+3VALW Notice:
 Output capacitor
 ECGUD0J151ER(18 mohm,H=2.8mm)
 6TPE150M(25 mohm,H=1.8mm)

MOSFET
 Top_IRF7807Z(Total Qg=11nc_max)
 Bottom_IRF7413Z(Rds=10.5mΩ_typ&13mΩ_max.@Vgs=4.5V,Id=10A)
 or
 Top_Si4892DY(Total Qg=10.5nc_max)
 Bottom_Si4392DY(Rds=11mΩ_typ&13.75mΩ_max.@Vgs=4.5V,Id=10A)

+5VALW Notice:
 Output capacitor
 ECGUD0J151ER(18 mohm,H=2.8mm)
 6TPE150M(25 mohm,H=1.8mm)


MOSFET
 Top_IRF7807Z(Total Qg=11.5nc_max)
 Bottom_IRF7836PBF(Rds=5.7mΩ_typ,7.1mΩ_max@Vgs=4.5V,Id=13A)
 or
 Top_Si4892DY(Total Qg=10nc_max)
 Bottom_Si4856ADY(Rds=6.3mΩ_typ,7.6mΩ_max@Vgs=4.5V,Id=14A)

Adjust +5VALW current limit
 Change PR64 from 51K to 62K

5V LIMIT@12A(10.9~15.4A)
 3V LIMIT@11A(9.2~12.3A)


TON connect to GND = 5V/400KHZ, 3.3V/500KHZ

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
File System Power 3.3V&5V			
Size A3	Document Number (M610-1-01) MainBoard (MBX-176) 2006.12.29	2.0	Rev
Date: Friday, August 31, 2007	Sheet 68	of 81	



+1_5VRUN Notice:
 Output capacitor
 EEFCX0D331R(ESR=15 mohm,H=1.9mm,Arms=2.7A)
 2R5TPE330MF(ESR=15 mohm,H=1.8mm,Arms=3.1A)


MOSFET(Top+Bottom)
 IRF7902PBF(Low side Rds=14.3mQ_typ,20.5mQ_max@Vgs=4.5V,Id=7.2A)
 Si4816DY(Low side Rds=15mQ_typ,18.5mQ_max@Vgs=4.5V,Id=8.6A)



+1_05VRUN Notice:
 Output capacitor usage
 EEFSX0D331ER(ESR=9mohm,H=1.9mm,Arms=3.0A)
 2R5TPE330M9(ESR=9mohm,H=1.8mm,Arms=3.9A)

MOSFET
 Top_IRF7807Z(Total Qg=11.5nc_max)
 Bottom_IRF7836PBF(Rds=5.7mQ_typ,7.1mQ_max@Vgs=4.5V,Id=13A)
 or
 Top_Si4892DY(Total Qg=10nc_max)
 Bottom_Si4856ADY(Rds=6.3mQ_typ,7.6mQ_max@Vgs=4.5V,Id=14A)

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
1.5V/1.05V			
Size	Document Number		Rev
A3	(M610-1-01>MainBoard (MBX-176) 2006.12.29	2.0	
Date:	Friday, August 31, 2007	Sheet	69 of 81



01/05 EMI Jacky_Su suggestion

Place these CAPS close to FETs

Adjust +1_8VSUS current limit
Change PR305 from 8.2K to 7.5K




Need to keep the 1_8V_DH&
1_8V_DL same length
Width DH=40mils,DL=40mils

+1_8VSUS Notice:
Output capacitor
EEFSX0D331ER(ESR=9mohm,H=1.9mm,Arms=3.0A)
2R5TPE330M9(ESR=9mohm,H=1.8mm,Arms=3.9A)


MOSFET
Top_SI7392DP(Total Qg=15nc_max)
Bottom_SI7336ADP(Rds=3.1mQ_typ,4.0mQ_max@19A)
or
Top_NTMFS4707N(Total Qg=15nc_max)
Bottom_NTMFS4119N(Rds=3.1mQ_typ,4.8mQ_max@25A)

1_8V LIMIT@22A(20.2-25A)


FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
DDR2 1.8V/0.9V			
Size	Document Number		Rev
A3	(M610-1-01) MainBoard (MBX-176) 2006.12.29	2.0	
Date:	Friday, August 31, 2007	Sheet	70 of 81




Control 9V@7.73A=69.59W& 18.5V@6.43A=118.96W POWER LIMIT



Control ACIN OCP protect 145W






NV_VDD Notice:
 Output capacitor
 EEFSX0D331ER(ESR=9mohm,H=1.9mm,Arms=3.0A)
 2R5TPE330M9(ESR=9mohm,H=1.8mm,Arms=3.9A)

MOSFET
 Top_Si7392DP(Total Qg=15nc_max)
 Bottom_Si7336ADP(Rds=3.1mΩ_typ,4 mΩ_max@Vgs=4.5V,Id=19A)
 or
 Top_NTMFS4707N(Total Qg=15nc_max)
 Bottom_NTMFS4119N(Rds=3.1mΩ_typ,4.8 mΩ_max@Vgs=4.5V,Id=25A)


GPIO TABLE			
	I/O	Inter pull low	
GPIO5	O	Yes	GPU Voltage H: NVDD=1.22V GPU Voltage L: NVDD=1.15V

PEX_VDD Notice:
 Output capacitor
 EEFCX0D331R(ESR=15mohm,H=1.9mm,Arms=2.7A)
 2R5TPE330MF(ESR=15mohm,H=1.8mm,Arms=3.1A)

Top+Bottom side (Dual N MOSFET)
 Si4914DY(Rds=22mΩ_typ,27mΩ_max@Vgs=4.5V,Id=6.4A)



Boost circuit design change.
 Add PF2 (32V-3A_1206
 Change PL22 from 8UH-100KHZ_2.5A_0.07R to 4.7U-100KHZ_4.6A_0.029R.
 Change PR435 from 95.3K to 102K





11/16 PC391
 shortage issue
 Change X5R (1C-2B30224-M000)
 to X7R (1C-2B30224-K000)

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title STEP_UP			
Size	Document Number	Rev	
Custom	(MS10-1-01) MainBoard (MBX-176) 2006.12.29	2.0	
Date	Friday, August 31, 2007	Sheet	75 of 81

HOLE


Type 1




Type 2




Type 3



Type 4




Type 5



Type NPTH Guide (spherical)HOLD



Type 6





Type NPTH Guide (oval-shaped)HOLD



Type 7




Type 8



VRAM Thermal Solution

Type 9



Type CPU



FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title	HOLE & BOSS		
Size	Document Number		Rev
A3	(M610-1-01)MainBoard (MBX-176) 2007.1.4	2.0	
Date:	Friday, August 31, 2007	Sheet	76 of 81

M612 DVT2 Change Circuit

1. (Page 17-32) 07/08/17 Modify Page from 17 to 32 for 8pcs Vram.(512MB:16MBx32bx8pcs)
2. (Page 4) 07/08/29 For support Penryn-CPU, change U2-CPU Thermal Sensor from GMT to SMSC.
3. (Page 44) 07/08/29 Change System ID to M612 Type
4. (Page 76) 07/08/29 Add H22,H23 for VRAM thermal solution

FOXCONN		HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division	
Title			
History(EVT to MP)			
Size	Document Number		Rev
A3	(M610-1-01)MainBoard (MBX-176) 2007.1.4		2.0
Date:	Friday, August 31, 2007	Sheet	77 of 81