

Wistron Confidential

MV

2008/05/15


REV :-1

<Variant Name>			
緯創資通		Wistron Corporation	
<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>			
Karia			
Size A3	Document Number	KARIA - DISCRETE	Rev SH
Date: Friday, May 16, 2008	Sheet 1	of	58

Discrete PV

- 03/11/08:
- Page 51 - Change R118 to 287K ohm from Vox information.
- Page 43 - Change R582.2 to +3VALW from +3VS to power U89.39 (3V3)
- Page 45 - Change R232 to NO INSTALL
- Page 30 - Remove D48, connect signal directly to ADP_PRES, and uninstall R558
- Page 27 - Reserve a 1u 0603 cap (NO INSTALL) on MC2_DISALBE (same as MC1_DISABLE)
- Page 19 - Add a 0 ohm series on PLT_RST# at U113.4
- Page 33 - Add a 0 ohm series on PM_PWROK_R at R175.2
- Page 13 - Uninstall BGA_CRACK circuit: U115, U116, R740, R744, R801, & R802
- Page 23 - Uninstall BGA_CRACK circuit: U117, U118, R803, R804, R805, & R806
- Page 39 - Change R710 (SHDN_SEL) to 15K 1% to use Internal Diode for H/W critical shutdown
- Page 57 - Add a discharging FET (gate connect to Q15.D) on 3.3V_DELAY at Q42.D
- Page 25 - May require a discharging FET for +3VM_LAN at Q39.D
- Page 32 - May need to change RGB q-switches power to +5VALW or +5VS (depending on wavy impact)
- Page 51 - Change R97 to 33K from 1.27K
- Page 41 - Change DAUGTH1 pin 52 and pin 54 to +5VS from +5VALW
- Page 41 - Remove ICH_SMB_CLK/DATA from DAUGTH1 pin 32 and 34

www.kythuativitinh.com

<Variant Name>  Wistron Corporation <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Change Notes List	
Title Size A3	Document Number KARIA - DISCRETE
Date: Friday, May 16, 2008	Sheet 3 of 58 Rev SH

Voltage Rails ○ MEANS ON × MEANS OFF

power plane State	+BB LDO3 LDO5	+3VALW +5VALW	+1.8V +5V +0.9V	+5VS +3VS +1.8VS +1.5VS +VGA_CORE +CPU_CORE +VCCP	+3VM +1.05VM	CLOCK
S0	○	○	○	○	○	○
S3/M1	○	○	○	×	○	○
S3	○	○	○	×	○	○
S5 S4/AC	○	○	×	×	○	○
S5 S4/Battery only	○	×	×	×	×	×
S5 S4/AC & Battery don't exist	×	×	×	×	×	×

PCI Devices

EXTERNAL	IDSEL#	REQ/GNT#	PIRQ
Cardreader&1394	AD25	2	G,E

PCIE Devices

DEVICE	NUMBER	CHANNEL
UWB(no support)	1	1
WLAN	1	2
EXPRESS CARD	1	3
WWLAN	1	4
DOCKING	1	5
GIGA LAN	1	6

USB PORT	Device
0	USB1
1	Free
2	EX-P
3	WLAN
4	USB2
5	USB3
6	BLUETOOTH
7	WWAN
8	FignerPrint
9	Dock1
10	WEBCAM
11	DOCK2


Symbols	Description
DY/DUMMY	No install
1KR2J	Resistor 1K ohm ,Size 0402 ,5%
1KR3F	Resistor 1K ohm ,Size 0603 ,1%
GP	ROHS parts
NC	Pin no connect to anything
1U16V2ZY-2GP	Caps 1U ,Size 0402 Y5V
2D2U6D3V3MX	Caps 2.2U ,Size 0603 X5R

IRQ	Device
0	System Timer
1	Keyboard
2	N/A
3	Serial port (COM2) ,LAN/Modem
4	Serial port (COM1)
5	Audio/VGA
6	Floppy
7	Parallel port
8	System CMOS/Real-time clock
9	Microsoft ACPI
10	N/A,Modem,LAN
11	Mass storage control/PCI simple communication control
12	synactic PS2 port GlidePAD
13	Numeric Data Process
14	Primary IDE interface ,HDD
15	Secondary IDE interface ,CD-ROM
16	Mobile Intel Crestline Express Chipset Family Microsoft UAA Bus Drive for High Definition Audio Intel 82801H (ICH9 Family) PCI Express Root Port -27D0 Broadcom NetXtreme Gigabit Ethernet
17	Intel 82801H (ICH9 Family) PCI Express Root Port -27D2 Broadcom 802.11b/g WLAN Intel 82801H (ICH9 Family) USB Universal Host Control
18	Intel 82801H (ICH9 Family) USB Universal Host Control Richo R5C835 Integrates FlashMedia Control Richo R5C835 Gemcore based SmartCard Control
19	Intel 82801H (ICH9 Family) PCI Express Root Port -27D6 Intel 82801H (ICH9 Family) USB Universal Host Control
20	Intel 82801H (ICH9 Family) USB Universal Host Control Intel 82801H (ICH9 Family) USB2 Enhanced Host Control
21	Intel 82801H (ICH9 Family) USB Universal Host Control
22	SDA Standard Compliant SD Host Control
23	HP Mobile Data Protection Sensor

<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Karia List			
Title	Document Number		
Size A3	KARIA - DISCRETE		Rev SH
Date: Friday, May 16, 2008	Sheet 4	of 58	

H_DINV#3.0 <<>>H_DINV#3.0 8
 H_DSTBN#3.0 <<>>H_DSTBN#3.0 8
 H_DSTBP#3.0 <<>>H_DSTBP#3.0 8
 H_D#63..0 <<>>H_D#63..0 8




Layout Note:
 Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5" .
 Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5" .


Route the TEST3 and TEST5 signals through a ground referenced Zo = 55-ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.

www.khuatvith.com



Please these inside socket cavity on L8(North side Secondary)





Please these outside socket cavity on L8(North side Secondary)




US0D 4 OF 4




Please these inside socket cavity on L8(South side Secondary)




Please these inside socket cavity on L8(North side Primary)



Please these outside socket cavity on L8(South side Secondary)



Please these inside socket cavity on L8(South side Primary)




layout note: "1D5V_VCCA_S0" as short as possible

Layout Note: Place as close as possible to the CPU VCCA pin.

Layout Note: VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note: Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.

Please these inside socket cavity on L8(North side Secondary)





緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


CPU (3 of 3)

KARIA - DISCRETE

Date: Friday, May 16, 2008 Sheet 7 of 58



Place them near to the chip (< 0.5")



U52A 1 OF 10

H_D#0	F2	H_D#0
H_D#1	G8	H_D#1
H_D#2	F8	H_D#2
H_D#3	E6	H_D#3
H_D#4	G2	H_D#4
H_D#5	H6	H_D#5
H_D#6	H2	H_D#6
H_D#7	F6	H_D#7
H_D#8	D4	H_D#8
H_D#9	H3	H_D#9
H_D#10	M9	H_D#10
H_D#11	M11	H_D#11
H_D#12	J1	H_D#12
H_D#13	J2	H_D#13
H_D#14	N12	H_D#14
H_D#15	J6	H_D#15
H_D#16	P2	H_D#16
H_D#17	L2	H_D#17
H_D#18	R2	H_D#18
H_D#19	N8	H_D#19
H_D#20	L6	H_D#20
H_D#21	M5	H_D#21
H_D#22	J3	H_D#22
H_D#23	N2	H_D#23
H_D#24	R1	H_D#24
H_D#25	N6	H_D#25
H_D#26	N6	H_D#26
H_D#27	P13	H_D#27
H_D#28	N8	H_D#28
H_D#29	L7	H_D#29
H_D#30	N10	H_D#30
H_D#31	M3	H_D#31
H_D#32	Y3	H_D#32
H_D#33	AD14	H_D#33
H_D#34	Y6	H_D#34
H_D#35	Y10	H_D#35
H_D#36	Y12	H_D#36
H_D#37	Y14	H_D#37
H_D#38	Y7	H_D#38
H_D#39	W2	H_D#39
H_D#40	AA8	H_D#40
H_D#41	Y9	H_D#41
H_D#42	AA13	H_D#42
H_D#43	AA9	H_D#43
H_D#44	AA11	H_D#44
H_D#45	AD11	H_D#45
H_D#46	AD10	H_D#46
H_D#47	AD13	H_D#47
H_D#48	AE12	H_D#48
H_D#49	AE9	H_D#49
H_D#50	AA2	H_D#50
H_D#51	AD8	H_D#51
H_D#52	AA3	H_D#52
H_D#53	AD3	H_D#53
H_D#54	AD7	H_D#54
H_D#55	AE14	H_D#55
H_D#56	AF3	H_D#56
H_D#57	AC1	H_D#57
H_D#58	AE3	H_D#58
H_D#59	AC3	H_D#59
H_D#60	AE11	H_D#60
H_D#61	AE8	H_D#61
H_D#62	AG2	H_D#62
H_D#63	AD6	H_D#63

HOST

H_A#3	A14	H_A#3
H_A#4	C15	H_A#4
H_A#5	F16	H_A#5
H_A#6	H13	H_A#6
H_A#7	C18	H_A#7
H_A#8	M16	H_A#8
H_A#9	J15	H_A#9
H_A#10	E16	H_A#10
H_A#11	N17	H_A#11
H_A#12	M13	H_A#12
H_A#13	E17	H_A#13
H_A#14	P17	H_A#14
H_A#15	E17	H_A#15
H_A#16	G20	H_A#16
H_A#17	B19	H_A#17
H_A#18	J16	H_A#18
H_A#19	E20	H_A#19
H_A#20	H16	H_A#20
H_A#21	J20	H_A#21
H_A#22	L17	H_A#22
H_A#23	A17	H_A#23
H_A#24	B17	H_A#24
H_A#25	L16	H_A#25
H_A#26	C21	H_A#26
H_A#27	J17	H_A#27
H_A#28	H20	H_A#28
H_A#29	B18	H_A#29
H_A#30	K17	H_A#30
H_A#31	B20	H_A#31
H_A#32	F21	H_A#32
H_A#33	K21	H_A#33
H_A#34	L20	H_A#34
H_A#35	L20	H_A#35

H_ADSTB#_0	B16	H_ADSTB#_0
H_ADSTB#_1	G17	H_ADSTB#_1
H_BNR#	A9	H_BNR#
H_BPR#	E11	H_BPR#
H_BREQ#	G12	H_BREQ#
H_DEFER#	B10	H_DEFER#
H_DBSY#	AH7	H_DBSY#
HPLL_CLK#	AH6	HPLL_CLK#
H_DPWR#	J11	H_DPWR#
H_DRDY#	E9	H_DRDY#
H_HIT#	E12	H_HIT#
H_HITM#	H11	H_HITM#
H_LOCK#	C9	H_LOCK#
H_TRDY#	C9	H_TRDY#

H_DINV#_0	J8	H_DINV#_0
H_DINV#_1	L3	H_DINV#_1
H_DINV#_2	Y13	H_DINV#_2
H_DINV#_3	Y1	H_DINV#_3


H_DSTBN#_0	L10	H_DSTBN#_0
H_DSTBN#_1	M7	H_DSTBN#_1
H_DSTBN#_2	AA5	H_DSTBN#_2
H_DSTBN#_3	AE6	H_DSTBN#_3

H_DSTBP#_0	L9	H_DSTBP#_0
H_DSTBP#_1	M8	H_DSTBP#_1
H_DSTBP#_2	AA6	H_DSTBP#_2
H_DSTBP#_3	AE5	H_DSTBP#_3




H_REQ#_0	B15	H_REQ#_0
H_REQ#_1	K13	H_REQ#_1
H_REQ#_2	E13	H_REQ#_2
H_REQ#_3	B14	H_REQ#_3
H_REQ#_4	B14	H_REQ#_4


H_RS#_0	B6	H_RS#_0
H_RS#_1	F12	H_RS#_1
H_RS#_2	C8	H_RS#_2


Table with 3 columns: Configuration Name, Value, and Description. Includes entries for FSB Freq select, DMI select, TPM Host Interface, Intel Management Engine Crypto Strap, etc.




Place the 49D9 Ohm resistor within 500 mils (1.27 mm) of the (G)MCL. 49.9 OHM FN:64.49R95.6DL















緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			
Cantiga (5 of 6)			
Size	Document Number	Rev	SH
KARIA - DISCRETE			
Date: Tuesday, May 20, 2008		Sheet 12	of 58



緯創資通 Wistron Corporation		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: Cantiga (6 of 6)			
Size:	Document Number:	Rev: SH	
KARIA - DISCRETE			
Date: Monday, May 19, 2008	Sheet 13 of 58		



REVERSE TYPE

NORMAL TYPE

Place near DM2

Place near DM1

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


DDR2 Socket
KARIA - DISCRETE

Title: _____
 Size: _____ Document Number: _____ Rev: _____
 Date: Friday, May 16, 2008 Sheet 14 of 58


High 5.2mm

High 4.0 mm


PARALLEL TERMINATION




Decoupling Capacitor




Place these Caps near DM1



Place the Cap near MCH




Place these Caps near DM2



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DDR2 Termination Resistor	
Size	Document Number			Rev
KARIA - DISCRETE				SH
Date: Friday, May 16, 2008	Sheet 15		of 58	



Follow Intel CS505


SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M

<Variant Name>




緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator**
 Size: Document Number: **KARIA - DISCRETE** Rev: SH
 Date: Monday, May 19, 2008 Sheet: 16 of 58

CRT















Layout Note : HSYNC & VSYNC SHOULD BE ROUTED TO DOCK CRT CONN., THEN TO SYSTEM CRT CONN.




Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CRT CONNECTOR	
Title Size A3 Date: Monday, May 19, 2008	Document Number KARIA - DISCRETE Sheet 17 of 58
Rev SH	




LVDS CONN



LCD POWER CIRCUIT




緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



GNT#0 AND SPI_CS#1 HAVE A WEAK INTERNAL PULL UP

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC (Default)
A16 swap override strap		
PCI_GNT#3	low = A16 swap override enable high = default	






<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **ICH9-M (1 of 5)**

Size: Document Number **KARIA - DISCRETE** Rev: SH

Date: Monday, May 19, 2008 Sheet 19 of 58



integrated VccsUs1_05,VccsUs1_5,VccCl1_5	
INTVRMEN	High=Enable Low=Disable
integrated VccLan1_05VccCl1_05	
LAN100_SLP	High=Enable Low=Disable


<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (2 of 5)**






Size: Document Number: **KARIA - DISCRETE** Rev: SH

Date: Monday, May 19, 2008 Sheet 20 of 58



Pair	Device
0	USB1
1	Free
2	EX-P
3	WLAN
4	USB2
5	USB3
6	BLUETOOTH
7	WWAN
8	FingerPrint
9	Dock1
10	WEBCAM
11	DOCK2

Layout Note:
 PCIe AC coupling caps
 need to be within 250 mils of the driver.




<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (3 of 5)**

Size: Document Number: **KARIA - DISCRETE** Rev: SH

Date: Friday, May 23, 2008 Sheet 21 of 58



*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
ICH9 (4/5)		
Size	Document Number	Rev
	KARIA - DISCRETE	SH
Date: Friday, May 16, 2008	Sheet 22	of 58

5 OF 6



AA26	VSS	H5
AA27	VSS	J23
AA3	VSS	J26
AA6	VSS	J27
AB1	VSS	AC22
AA23	VSS	K28
AB28	VSS	K29
AB29	VSS	L13
AB4	VSS	L15
AB5	VSS	L2
AC17	VSS	L26
AC26	VSS	L27
AC27	VSS	L5
AC3	VSS	L7
AD1	VSS	M12
AD10	VSS	M13
AD12	VSS	M14
AD13	VSS	M15
AD14	VSS	M16
AD17	VSS	M17
AD18	VSS	M23
AD21	VSS	M28
AD28	VSS	M29
AD29	VSS	N11
AD4	VSS	N12
AD6	VSS	N13
AD6	VSS	N14
AD7	VSS	N15
AD9	VSS	N16
AE12	VSS	N17
AE13	VSS	N18
AE14	VSS	N26
AE16	VSS	N27
AE17	VSS	P12
AE2	VSS	P13
AE20	VSS	P14
AE24	VSS	P15
AE3	VSS	P16
AE4	VSS	P17
AE6	VSS	P2
AE9	VSS	P23
AF13	VSS	P28
AF16	VSS	P29
AF18	VSS	P4
AF22	VSS	P7
AH26	VSS	R11
AE26	VSS	R12
AF27	VSS	R13
AF5	VSS	R14
AF7	VSS	R15
AF9	VSS	R16
AG13	VSS	R17
AG16	VSS	R18
AG18	VSS	R28
AG20	VSS	T12
AG23	VSS	T13
AG3	VSS	T14
AG6	VSS	T15
AG9	VSS	T16
AH12	VSS	T17
AH14	VSS	T23
AH17	VSS	B26
AH19	VSS	U12
AH2	VSS	U13
AH22	VSS	U14
AH25	VSS	U15
AH28	VSS	U16
AH5	VSS	U17
AH8	VSS	AD23
AJ12	VSS	U26
AJ14	VSS	U27
AJ17	VSS	U3
AJ8	VSS	V1
B11	VSS	V13
B14	VSS	V15
B17	VSS	V23
B2	VSS	V28
B20	VSS	V29
B23	VSS	V4
B5	VSS	V5
B8	VSS	W26
C26	VSS	W27
C27	VSS	W3
E11	VSS	Y1
E14	VSS	Y28
F18	VSS	Y29
E2	VSS	Y4
F21	VSS	Y5
F24	VSS	AG28
E5	VSS	AH6
F3	VSS	AF2
F16	VSS	B25
F28	VSS	
F29	VSS	A1 ICH_GND1 TP76
G12	VSS	A2
G14	VSS	A28
G18	VSS	A29 ICH_GND2 TP71
G21	VSS	AH1
G24	VSS	AH29
G26	VSS	AJ1 ICH_GND3 TP75
G27	VSS	AJ2
G8	VSS	AJ28
H2	VSS	AJ29 ICH_GND4 TP72
H23	VSS	B1
H28	VSS	B29
H29	VSS	

NCTF PIN




Q13 & Q14 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance

SMBUS




緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: ICH9-M (5 of 5)			
Size	Document Number	KARIA - DISCRETE	Rev SH
Date: Friday, May 16, 2008	Sheet 23	of	58

SATA HD Connector




ODD Connector




www.kythuatchinh.com


ACCELEROMETER




Must be placed in the center of the system

<Variant Name>



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
HDD/ODD/ACCELEROMETER	
Title Size A3	Document Number KARIA - DISCRETE
Date: Friday, May 16, 2008	Sheet 24 of 58




21,30,32,41,42,45,49,50,51,54,57 SLP_S3# >>>




Layout Note
Keep this R173 on top side
and route differentially




Note : MDO[3..0]+- signals should route to RJ45 first then to DOCK CONN .



LAN ENERGY DET



www.kyathua.com



20 mils

<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Magnetic & RJ45**


Size A3	Document Number	Rev SH
Date: Friday, May 16, 2008		Sheet 26 of 58

KARIA - DISCRETE


Mini-Card--WWAN BOTTOM



Mini-Card--WLAN TOP



Sim-Card Connector









ACCELEROMETER moves to Page 24

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Mini-Card connectors

KARIA - DISCRETE

Friday, May 23, 2008 Sheet 27 of 58



32Mb x 1





62.10076.011 & 62.10089.001
is SPI Socket part number


32M SPI
> 72.25325.A01 MXIC MX25L3205D
32M SPI
> 72.26321.A01 IC FEROM AT26DF321-SU, by Atmel

Keep traces of SPI as short as possible and keep trace spacing close to 7mils to any other signal (basically follow specs).


Debug port



TPM 1.2




Mini-PCIE Card LED control circuit



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			TPM/BIOS/24 DEBUG PORT		
Size	Document Number		KARIA - DISCRETE		Rev
A3					SH
Date:	Monday, May 19, 2008		Sheet	29	of 58




<Variant Name>

緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
KBC SMSC 1070			
Title	Document Number		
Size A3	KARIA - DISCRETE		Rev SH
Date: Monday, May 19, 2008	Sheet 30	of 58	


MDC 1.5 Conn.




INT_KBD CONN.




Power Button & LED



T/P CONN



TrackPoint



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



MDC/KBD/ON OFF/T.P.

KARIA - DISCRETE

Size A3 Document Number Rev SH
Date: Tuesday, May 20, 2008 Sheet 31 of 58

Docking CONN. 164 PIN


current rating 6A



MAX4596

IN	NO TO COM	COM	TO NO
L	OFF		
H	ON		

Close to DOCKING CONN.






GPIO pin 23, 47 ?



Place MODEM1 near Docking connector


For TIP and Ring cut all layers



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Docking CONN**

Size A3	Document Number	Rev
	KARIA - DISCRETE	SH
Date: Friday, May 16, 2008	Sheet 32 of 58	



www.kythuatinh.com


<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **POK CKT**

Size A3	Document Number	KARIA - DISCRETE	Rev SH
Date: Friday, May 16, 2008	Sheet 33	of 58	

Adaptor in to generate DCBATOUT




MAIN BATTERY CONNECTOR



- BATT A 1 PAD115
- AB1A_DATA_C 1 PAD116
- AB1A_CLK_C 1 PAD117
- OCP_ADJ_C 1 PAD118
- 1 PAD119

BAY BATTERY CONNECTOR



- BATT B 1 PAD120
- AB1B_DATA_C 1 PAD121
- AB1B_CLK_C 1 PAD122
- THM_MBAY#_C 1 PAD123


<Variant Name>



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC & BATTERT CONN.**

Size A3 Document Number **KARIA - DISCRETE** Rev SH

Date: Friday, May 16, 2008 Sheet 34 of 58






<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **R5C835/PCI**

Size A3 | Document Number: **KARIA - DISCRETE** | Rev: **SH**

Date: Monday, May 19, 2008 | Sheet 36 of 58



Layout notes :
1394

-----GND
-----TPB0-
-----TPB0+
-----GND
-----TPA0-
-----TPA0+
-----GND

Layout notes :
external parts for
VREF, REXT and FIL0 as
close as possible to
R5C833.

The shield GND is needed for SD_CLK (MDIO09).
Also, the wide-width (more than 0.02inch)
trace for MDIO09 should be used.

- 1 PAD84
- 1 SM_SCCD# PAD85
- 1 SM_SCI0 PAD86
- 1 SM_SCCLK PAD87
- 1 SM_SCRST PAD88
- 1 +VCC_SC PAD89



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



R5C835/1394/SD/Smart

File	Document Number	Rev
	KARIA - DISCRETE	SH
Date: Friday, May 16, 2008	Sheet 37	of 58


CAMERA-1



CAMERA-1 Conn.





SYSTEM CAPACITY BOARD.




Vol up , Vol down , Mute , Presentation

FingerPrint





FingerPrint Conn.





<Variant Name>

緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Camera/W-COM			
Size A3	Document Number	KARIA - DISCRETE	
Date: Friday, May 16, 2008	Sheet 38	of	58












www.kythuatvithinh.com



<Variant Name>

緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
ADT7473 Thermal Sensor	
Size A3	Document Number
KARIA - DISCRETE	
Date: Monday, May 26, 2008	Rev SH
Sheet 39	of 58



-Variant Name-

緯創資通 **Wistron Corporation**









21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File **LPC47N217**

Size	Document Number	Rev
A3	KARIA - DISCRETE	SH

Date: Monday, May 19, 2008 Sheet 40 of 58

Daughter Board Connector



H10,H5 P/N: 34.4V908.001
 H27,H28 P/N: 34.4V909.001
 H9,H13 P/N:34.4V907.001
 H21 P/N:34.4V910.001

add for layout request on 6/21


<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: **AUDO/Daughter Connector**

Size A3	Document Number	Rev SH
KARIA - DISCRETE		
Date: Friday, May 23, 2008	Sheet 41 of	58


+1.05VM to +VCCP Transfer




+3VALW to +3VM Transfer




+3VALW to +3VS Transfer




+3VALW to +3VM_WOL





+5VALW to +5VS Transfer



Discharge circuit-2 for V-M




Discharge circuit-1



PM_SLP_M#	LAN_WOL_EN	+3VM_WOL	+3VM	SYSTEM STATE
0	0	0V	0V	Moff / No WOL
0	1	3.3V	0V	Legacy WOL/ Moff
1	0	3.3V	3.3V	M1
1	1	3.3V	3.3V	M1

Variant Name:

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **ISL6266A CPU CORE(1/2)**

Size A3	Document Number	Rev
Date: Friday, May 16, 2008	Sheet 43 of 58	KARIA - DISCRETE SH



www.kytronic.com

84.08692.037 FDMS8692
 Power PAK Id=10.5A
 Qg=8-11nC Rdson=10.5~14mΩ



VGA_CORE TABLE

G1, G0	Vout Equation	R1 (R586)	R2 (R601)	R3 (R258+R262)	R4 (R595+R602)	Vout
(0,0)	$0.75 \cdot (1+R1/R2+R1/R3+R1/R4)$	1K	100K	4.98K	3.82K	1.104V
(0,1)	$0.75 \cdot (1+R1/R2+R1/R4)$	1K	100K		3.08K	1.001V
(1,0)	$0.75 \cdot (1+R1/R2+R1/R3)$	1K	100K	4.98K		0.908V
(1,1)	$0.75 \cdot (1+R1/R2)$	1K	100K			0.758V


Removed these GAP
by Power's Request

Removed these GAP
by Power's Request

<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title SC471A VGA CORE		
Size B	Document Number KARIA - DISCRETE	Rev SH
Date: Friday, May 16, 2008	Sheet 45 of	58



84.04800.D37
SI4800BDY SO8 Id=7A
Qg=8.7~13nC Rds(on)=23~30mΩ

84.04812.A37 SI4812BDY
SO8 Id=7.7A Qg=8.5~13nC
Rds(on)=16.5~21mΩ

84.04800.D37
SI4800BDY SO8 Id=7A
Qg=8.7~13nC Rds(on)=23~30mΩ

84.04812.A37 SI4812BDY
SO8 Id=7.7A Qg=8.5~13nC
Rds(on)=16.5~21mΩ

CYNTec 3.3uH
Idc=6A 6.5*6.9*3
DCR=28mOhm

CYNTec 2.2uH
Idc=8A 6.5*6.9*3
DCR=18mOhm

NEC 220uF, 6.3V
ESR=15mΩ
Irripple=2.887A

Sanyo 220uF 6.3V
ESR=25mOhm
Irripple=2.4A

U125
74AHCT1G000-1GP
0321

Q21 2N7002-11-GP
Q22 2N7002-11-GP
KBC_PWR_ON 30
VCC1_POR#3 29,30,33

	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP /FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 580k/CH2	280k/CH1 430k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	Adjustable output (connect to the resistor divider)			5V Fixed Output
VFB2				3.3V Fixed Output
EN1, EN2	Switcher OFF		Switchchr ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on (EN3 only)

For TPS51120,
Vout=5V

- If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
- If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
- If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

Vout=3.3V

- If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
- If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
- If you use a 2.5uH inductor, the minimum ESR is 27m ohm.


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: TPA51120 +5VALW +3VALW

Size A3 Document Number KARIA - DISCRETE Rev SH

Date: Tuesday, May 20, 2008 Sheet 46 of 58

TI TPS51116 for 1D8V and 0D9V



add 53mv in 1.8V

+1.8V_RUN_P
GAP-CLOSE-PWR

84.07636.037 SI7636DP
Id=25A Qg=32~50nC
Rdson=4~4.8mΩ

SI7686, Power PAK SO-8
Id=35A, Qg=9.2~14nC
Rdson=11~14mohm

CYNTEC 0.82uH
Idc=13A 6.5*6.9*3
DCR=6.7mOhm

Kemet 330uF
2.5V ESR=9mΩ
, Iripple=3.7A

0D9V
Iomax=1A

+1.8V_RUN_P
Iomax=13A
OCP>16.5A

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off


<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51116 1D8V/0D9V**


Size A3 Document Number **KARIA - DISCRETE** Rev **SH**

Date: Friday, May 16, 2008 Sheet 47 of 58




<Variant Name>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
SC412A +1.05VM		
Size A3	Document Number	Rev
KARIA - DISCRETE		SH
Date: Friday, May 16, 2008	Sheet 48	of 58





ACN norm control from charger IC pin 8












1D5V_S0
I_{max}=3A
OCP>6A




<Variant Name>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
SC412A +1.5VS		
Size A3	Document Number KARIA - DISCRETE	Rev SH
Date: Friday, May 16, 2008	Sheet 50	of 58











+1.8V to PCIE 1.1V Transfer



+1.8V to +1.8VS Transfer




CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

0 = DON'T INSTALL RES
1 = INSTALL 10K RES
NA = NOT APPLICABLE












STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	M82-SCE
TX_PWR5_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	1
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS MIXED OUT	0
BIF_AUDIO_EN	GPIO8	ENABLE HD AUDIO (M8)	1
BIF_GEN2_EN_A	GPIO5	ALLOW EITHER PCIe 2.5GT/s OR SGT/s OPERATION	1
ROM ID CFG(3:0)	GPIO[13:11.9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	X X X X
BIOS_ROM_EN	GPIO_22_ROMCSB	DISABLE EXTERNAL BIOS ROM	NA
VIP_DEVICE_STRAP_ENA	PSYNC	IGNORE VIP DEVICE STRAPS	0
BIF_VGA_DIS	PSYNC	VGA ENABLED	0
BIF_HDMI_EN	HSYNC	HDMI ENABLE	1



VRAM Configuration	Install Resistors	
Samsung 16x32MB	R134, R125, R119, R114	<- Default
Samsung 32x32MB	R131, R121, R119, R114	
Qimonda 16x32MB	R134, R125, R119, R113	
Qimonda 32x32MB	R131, R121, R119, R113	



Aperture Config	M82SCE	Strapping Resistor	64MB VRAM	128MB VRAM	256MB VRAM
CONFIG 0	GPIO_11	R597	0	0	1
CONFIG 1	GPIO_12	R831	1	0	0
CONFIG 2	GPIO_13	R832	0	0	0
CONFIG 3	GPIO_9	TP88	X	X	X



-Variant Name-

緯創資通 Wistron Corporation

21F, 8F, Sec.1, Han Tsai Wu Rd., Hsuehchi, Taipei Hsien 1, Taiwan, R.O.C.

Title **M82-S (2/4) I/O**

Size Custom	Document Number	Rev SH
KARIA - DISCRETE		
Date: Monday, May 19, 2008	Sheet 55	of 58

U28C 3 OF 6

MEMORY INTERFACE

FBAD0	E29	DQ_0	MA_0	R14	FBA A0
FBAD1	E30	DQ_1	MA_1	A14	FBA A1
FBAD2	E31	DQ_2	MA_2	B13	FBA A2
FBAD3	D31	DQ_3	MA_3	E14	FBA A3
FBAD4	C29	DQ_4	MA_4	B17	FBA A4
FBAD5	B29	DQ_5	MA_5	A17	FBA A5
FBAD6	B30	DQ_6	MA_6	C15	FBA A6
FBAD7	A29	DQ_7	MA_7	G16	FBA A7
FBAD8	E26	DQ_8	MA_8	E16	FBA A8
FBAD9	D26	DQ_9	MA_9	C14	FBA A9
FBAD10	E25	DQ_10	MA_10	B12	FBA A10
FBAD11	D25	DQ_11	MA_11	B12	FBA A11
FBAD12	G23	DQ_12	MA_BA0	C12	FBA BA0
FBAD13	G21	DQ_13	MA_BA1	D14	FBA BA1
FBAD14	E21	DQ_14	MA_BA2	B15	FBA BA2
FBAD15	D21	DQ_15		G14	FBA BA2
FBAD16	C28	DQ_16			
FBAD17	B28	DQ_17	DQMB_0	D30	FBADQM0
FBAD18	B27	DQ_18	DQMB_1	G25	FBADQM1
FBAD19	A27	DQ_19	DQMB_2	C26	FBADQM2
FBAD20	C25	DQ_20	DQMB_3	C21	FBADQM3
FBAD21	A25	DQ_21	DQMB_4	C5	FBADQM4
FBAD22	C24	DQ_22	DQMB_5	D6	FBADQM5
FBAD23	B24	DQ_23	DQMB_6	D2	FBADQM6
FBAD24	C23	DQ_24	DQMB_7	K3	FBADQM7
FBAD25	B23	DQ_25			
FBAD26	A23	DQ_26	QS_0	C30	FBADQSN0
FBAD27	B22	DQ_27	QS_1	D23	FBADQSN1
FBAD28	C20	DQ_28	QS_2	B26	FBADQSN2
FBAD29	B20	DQ_29	QS_3	B21	FBADQSN3
FBAD30	A20	DQ_30	QS_4	B6	FBADQSN4
FBAD31	C19	DQ_31	QS_5	E7	FBADQSN5
FBAD32	C8	DQ_32	QS_6	E2	FBADQSN6
FBAD33	C7	DQ_33	QS_7	J2	FBADQSN7
FBAD34	B7	DQ_34	QS_0#	C31	FBADQSP0
FBAD35	A7	DQ_35	QS_1#	C23	FBADQSP1
FBAD36	A5	DQ_36	QS_2#	A26	FBADQSP2
FBAD37	C4	DQ_37	QS_3#	A21	FBADQSP3
FBAD38	B4	DQ_38	QS_4#	A6	FBADQSP4
FBAD39	A3	DQ_39	QS_5#	D7	FBADQSP5
FBAD40	G9	DQ_40	QS_6#	E1	FBADQSP6
FBAD41	D9	DQ_41	QS_7#	J1	FBADQSP7
FBAD42	D9	DQ_42			
FBAD43	G7	DQ_43	ODT0	E20	
FBAD44	G5	DQ_44	ODT1	C11	
FBAD45	F5	DQ_45			
FBAD46	G4	DQ_46	CLK0	A18	FBA CLKP0
FBAD47	F4	DQ_47	CLK1	A11	FBA CLKP1
FBAD48	B3	DQ_48			
FBAD49	B2	DQ_49	CLK0#	B18	FBA CLKN0
FBAD50	C2	DQ_50	CLK1#	B11	FBA CLKN1
FBAD51	C1	DQ_51			
FBAD52	E3	DQ_52	RAS0#	G20	FBA RAS0#
FBAD53	F3	DQ_53	RAS1#	D12	FBA RAS1#
FBAD54	E2	DQ_54			
FBAD55	F1	DQ_55	CAS0#	D20	FBA CAS0#
FBAD56	G2	DQ_56	CAS1#	E12	FBA CAS1#
FBAD57	G1	DQ_57			
FBAD58	H3	DQ_58	CS0B_0	E18	FBA CS0_0#
FBAD59	H2	DQ_59	CS0B_1	G18	FBA CS0_1#
FBAD60	K2	DQ_60			
FBAD61	L3	DQ_61	CS1B_0	G11	FBA CS1_0#
FBAD62	L2	DQ_62	CS1B_1	E11	FBA CS1_1#
FBAD63	L1	DQ_63			
FBAD64	L1	DQ_63			
F30	F31	MVREFD			
F31	F31	MVREFS			
L5	L5	TEST_MCLK			
L7	L7	TEST_YCLK			
J7	J7	MEMTEST			
M82-S-GP					

FBA_A[11..0] >>> FBA_A[11..0] 58

FBADQM[3..0] >>> FBADQM[3..0] 58

FBADQM[7..4] >>> FBADQM[7..4] 58

FBADQSN[3..0] >>> FBADQSN[3..0] 58

FBADQSN[7..4] >>> FBADQSN[7..4] 58

FBADQSP[3..0] >>> FBADQSP[3..0] 58


FBADQSP[7..4] >>> FBADQSP[7..4] 58

FOR DUAL RANK CONNECTIONS
USE THE CSx_B_1 CHIP SELECT PINS

58 FBAD[31..0] <<< FBAD[31..0]
58 FBAD[32..63] <<< FBAD[32..63]

PLACE MVREF DIVIDERS
AND CAPS CLOSE TO ASIC

DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R








<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **M82-S (3/4) VRAM Interface**

Size A3	Document Number	Rev
	KARIA - DISCRETE	SH



LPVSS, VSS, MEMCLK_1, VSS, MEMCLK_0, DPLL_PVSS, PCIE_PVSS, MPVSS, A2VSSQ, AVSSQ, VSSDI, TPVSS

THESE GND NETS HAVE TO PLACE ALL DECOUPLING CAPS CLOSE TO THE ASIC AND RUN DEDICATED TRACES FROM ASIC PINS TO JOIN THE GROUND PLANE WITH ONE VIA AT THE CAP


21,25,30,32,41,42,45,49,50,51,54 SLP_S3# >>>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

M82-S (4/4) POWER

Size A3 Document Number KARIA - DISCRETE Rev SH

Date: Friday, May 16, 2008 Sheet 57 of 58



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

VRAM

Title	KARIA - DISCRETE	Rev
Size	Document Number	SH
A3		
Date:	Friday, May 16, 2008	Sheet 58 of 58