


Compal Confidential

Model Name : Z5WAK



Security Classification	2012/09/12	Deciphered Date	2015/07/08	Title	Compal Secret Data
Issued Date	2012/09/12	Deciphered Date	2015/07/08	Block Diagrams	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS SHEET MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>					
Document Number	Z5WAK M/B LA-B221P		Docu. Number	75WAK M/B LA-B221P	
Page	1	2	3	4	5



Voltage Rails

Power Plane	Description	S0	S3	S4	S5
VIN	Adapter power supply (18V)	ON	ON	ON	ON
B+	AC or battery power rail for power circuit.	ON	ON	ON	ON
+CPU_CORE	Core voltage for APU	ON	OFF	OFF	OFF
+CPU_CORE_NB	Voltage for VDDNB	ON	OFF	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	DIS	OFF	OFF	OFF
+VDDCI	0.95-1.2V switched power rail	DIS	OFF	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF	OFF
+0.98VSDGPU	1.0V switched power rail for VGA	DIS	OFF	OFF	OFF
+1.1VALW	1.1V switched power rail for FCH	ON	ON	AC/DC	AC/DC
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF	OFF
+1.05VS	1.05V switched power rail for APU	ON	OFF	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF	OFF
+1.5VSDGPU	1.5V switched power rail for VGA	DIS	OFF	OFF	OFF
+1.8VSDGPU	1.8V switched power rail for VGA	DIS	OFF	OFF	OFF
+1.8VS	1.8VS for CPU_VDDA	ON	OFF	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON	ON
+3V_LAN	3.3V power rail for LAN	ON	ON	WOL	WOL
+3VS_WLAN	3.3V power rail for WLAN	ON	IOAC	IOAC	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON	ON
+5VS	5V switched power rail	ON	OFF	OFF	OFF
+RTCVC	RTC power	ON	ON	ON	ON

EC SM Bus1 address

Device	Address	Device	Address	HEX
Smart Battery	0001 011X	SE-TS(APU)	1001 100X	96H
		VGA Internal Thermal		

EC SM Bus2 address

Device	Address	Device	Address	HEX

FCH SM Bus 0 address

Device	Address	Device	Address	HEX
DDR DIMM1	1010 000XB	A0H		
DDR DIMM2	1010 001XB	A2H		
MMIO CARD				

FCH SM Bus 1 address

Device	Address	Device	Address	HEX

STATE	SIGNAL	S1P_S1#	S1P_S3#	S1P_S4#	S1P_S5#	+VALW	+V	+VS	Clack
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel


Vcc	3.3V	Ra	100K +/- 1%	Rb	V min	V typ	V max	EC AD
Board ID	0	0	0.347V	0.000V	0.300V	0.300V	0x00 - 0x0B	
1	12K +/- 1%	0.347V	0.347V	0.000V	0.300V	0.300V	0x0C - 0x1C	
2	15K +/- 1%	0.423V	0.423V	0.430V	0.438V	0.438V	0x1D - 0x26	
3	20K +/- 1%	0.541V	0.541V	0.550V	0.559V	0.559V	0x27 - 0x30	
4	27K +/- 1%	0.691V	0.691V	0.702V	0.713V	0.713V	0x31 - 0x3B	
5	33K +/- 1%	0.807V	0.807V	0.819V	0.831V	0.831V	0x3C - 0x46	
6	43K +/- 1%	0.978V	0.978V	0.992V	1.006V	1.006V	0x47 - 0x54	
7	56K +/- 1%	1.169V	1.169V	1.185V	1.200V	1.200V	0x55 - 0x64	
8	75K +/- 1%	1.398V	1.398V	1.414V	1.430V	1.430V	0x65 - 0x76	
9	100K +/- 1%	1.634V	1.634V	1.650V	1.667V	1.667V	0x77 - 0x87	
10	130K +/- 1%	1.849V	1.849V	1.865V	1.881V	1.881V	0x88 - 0x96	
11	160K +/- 1%	2.015V	2.015V	2.031V	2.046V	2.046V	0x97 - 0xA3	
12	200K +/- 1%	2.185V	2.185V	2.200V	2.215V	2.215V	0xA4 - 0xAD	
13	240K +/- 1%	2.316V	2.316V	2.329V	2.343V	2.343V	0xAE - 0xB7	
14	270K +/- 1%	2.395V	2.395V	2.408V	2.421V	2.421V	0xB8 - 0xC0	
15	330K +/- 1%	2.521V	2.521V	2.533V	2.544V	2.544V	0xC1 - 0xC9	
16	430K +/- 1%	2.667V	2.667V	2.677V	2.687V	2.687V	0xCA - 0xD3	
17	560K +/- 1%	2.791V	2.791V	2.800V	2.808V	2.808V	0xD4 - 0xDC	
18	750K +/- 1%	2.905V	2.905V	2.912V	2.919V	2.919V	0xDD - 0xE6	
19	NC	3.000V	3.000V	3.300V	3.300V	3.300V	0xE7 - 0xFF	

BOARD ID Table

Board ID	PCB Revision
0	EVT
1	DVT
2	
3	
4	
5	
6	
7	

BOM Option Table

BOM Structure	Description
9022@	Use EC 9022
9012@	Use EC 9012
UMA@	Display output from APU (UMA only)
VGA@	Use VGA (FX or DIS only)
AL@	Use Auto load EC code function
AC@	Support AC Function
NOAC@	No Support AC Function
TPM@	Support D TPM function
CONN@	Connector (Control by ME)
HDT@	Debug Connector
EMC@	EMC Component
XEMC@	Reserve for EMC
TPSM@	Use APU SMBus for T/P
TPBRI@	Use USB to I2C IC for T/P
USBTP@	Use USB T/P
MOS@	Use MOSART solution USB to I2C T/P
X76@	VRAM ID Table (Load By X76J)
128@	VRAM x 8pcs
OPAL@	ATI OPAL VGA CONTROLLER
JET@	ATI JET VGA CONTROLLER
BL@	BACK LIGHT CIRCUIT
@	Unpop
X76@	VRAM type select



AMD APU FP3	
O3~1.15V	VDD CORE 35A
O8~1.15V	VDDNB 40A
+1.8VS	VDDA 0.7A
+1.5V	VDDIO 2.5A
+1.05VS	VDDP 4.9A VDDP 4.1A
RAM DDR3L SODIMMX2	
+1.5V	VDD_MEM 5.6A
+0.75VS	VTL_MEM 2A
VGA ATI Opal/Jet	
0.775V~1.125V	VDDC + VDDCI = 28A
+0.95VSG	DP_VDDC 280 mA SPLL_VDDC 100 mA BF_VDDC 800 mA PCIE_VDDC 1000 mA
+1.5VSG	VDDRT 1500 mA
+1.8VSG	VDD CT 100 mA DP_VDDR 237 mA SPLL_PVDD 750 mA MPLL_PVDD 1600 mA PCIE_PVDD 1000 mA VSDO1 13 mA VSDO2 13 mA AVDD 70 mA VDDCI1 117 mA
+3VSG	VDDR 25 mA

VRAM X8pcs DDR3	
+1.5VSG	3.2 A

FCH AMD Bolton M3	
+1.1VS	VDDAN_11_PCIE 1.089A VDDAN_11_SATA 1.337A VDDAN_11_CLK 0.344A VDDCR_11 1.007A
+1.1VALW	VDDCR_11_S12 I1 1.87 mA VDDPL_11_SVS_S 70 mA VDDAN_11_USB_S_1 I1 40 mA VDDAN_11_SSUSB_S_1 I1 282 mA VDDCR_11_SSUSB_S_1 I1 4.24 mA
+3VS	VDDIO_33_PCIE 100 mA VDDPL_33_PCIE 47 mA VDDAN_33_SATA 12 mA VDDAN_33_DAC 30 mA VDDPL_33_SVS_47 mA
+3VALW	VDDIO_33_S_18 I1 59 mA VDDPL_33_USB_S_17 mA VDDPL_33_SSUSB_S_11 mA VDDAN_33_HWM_S_12 mA
+1.5VS	VDDIO_AZ_S 28 mA
RTC BAT	VDDRT_RTC_G

13 PEG_GTX_C_HRX_FT7_01
13 PEG_GTX_C_HRX_NT7_01

PEG_GTX_C_HRX_FT7_01
PEG_GTX_C_HRX_NT7_01

PEG_GTX_C_HRX_DR_V6
PEG_GTX_C_HRX_DR_V7
PEG_GTX_C_HRX_FT1_V4
PEG_GTX_C_HRX_FT1_V5
PEG_GTX_C_HRX_FT6_V1
PEG_GTX_C_HRX_FT6_V2
PEG_GTX_C_HRX_FT6_V3
PEG_GTX_C_HRX_FT6_V4
PEG_GTX_C_HRX_FT6_V5
PEG_GTX_C_HRX_FT6_V6
PEG_GTX_C_HRX_FT6_V7
PEG_GTX_C_HRX_FT6_V8
PEG_GTX_C_HRX_FT6_V9
PEG_GTX_C_HRX_FT6_V10
PEG_GTX_C_HRX_FT6_V11
PEG_GTX_C_HRX_FT6_V12
PEG_GTX_C_HRX_FT6_V13
PEG_GTX_C_HRX_FT6_V14
PEG_GTX_C_HRX_FT6_V15
PEG_GTX_C_HRX_FT6_V16
PEG_GTX_C_HRX_FT6_V17
PEG_GTX_C_HRX_FT6_V18
PEG_GTX_C_HRX_FT6_V19
PEG_GTX_C_HRX_FT6_V20

PEG_HTX_C_GRX_FT7_01
PEG_HTX_C_GRX_NT7_01
PEG_HTX_C_GRX_P0
PEG_HTX_C_GRX_P1
PEG_HTX_C_GRX_P2
PEG_HTX_C_GRX_P3
PEG_HTX_C_GRX_P4
PEG_HTX_C_GRX_P5
PEG_HTX_C_GRX_P6
PEG_HTX_C_GRX_P7
PEG_HTX_C_GRX_P8
PEG_HTX_C_GRX_P9
PEG_HTX_C_GRX_P10
PEG_HTX_C_GRX_P11
PEG_HTX_C_GRX_P12
PEG_HTX_C_GRX_P13
PEG_HTX_C_GRX_P14
PEG_HTX_C_GRX_P15
PEG_HTX_C_GRX_P16
PEG_HTX_C_GRX_P17
PEG_HTX_C_GRX_P18
PEG_HTX_C_GRX_P19
PEG_HTX_C_GRX_P20

PEG_HTX_C_GRX_FT7_01
PEG_HTX_C_GRX_NT7_01
PEG_HTX_C_GRX_P0
PEG_HTX_C_GRX_P1
PEG_HTX_C_GRX_P2
PEG_HTX_C_GRX_P3
PEG_HTX_C_GRX_P4
PEG_HTX_C_GRX_P5
PEG_HTX_C_GRX_P6
PEG_HTX_C_GRX_P7
PEG_HTX_C_GRX_P8
PEG_HTX_C_GRX_P9
PEG_HTX_C_GRX_P10
PEG_HTX_C_GRX_P11
PEG_HTX_C_GRX_P12
PEG_HTX_C_GRX_P13
PEG_HTX_C_GRX_P14
PEG_HTX_C_GRX_P15
PEG_HTX_C_GRX_P16
PEG_HTX_C_GRX_P17
PEG_HTX_C_GRX_P18
PEG_HTX_C_GRX_P19
PEG_HTX_C_GRX_P20

POE_PTX_C_DRX_P0
POE_PTX_C_DRX_P1
POE_PTX_C_DRX_P2
POE_PTX_C_DRX_P3
POE_PTX_C_DRX_P4
POE_PTX_C_DRX_P5
POE_PTX_C_DRX_P6
POE_PTX_C_DRX_P7
POE_PTX_C_DRX_P8
POE_PTX_C_DRX_P9
POE_PTX_C_DRX_P10
POE_PTX_C_DRX_P11
POE_PTX_C_DRX_P12
POE_PTX_C_DRX_P13
POE_PTX_C_DRX_P14
POE_PTX_C_DRX_P15
POE_PTX_C_DRX_P16
POE_PTX_C_DRX_P17
POE_PTX_C_DRX_P18
POE_PTX_C_DRX_P19
POE_PTX_C_DRX_P20
LAN
WLAN

U_M1_ATA_C_FRX_P0
U_M1_ATA_C_FRX_P1
U_M1_ATA_C_FRX_P2
U_M1_ATA_C_FRX_P3
U_M1_ATA_C_FRX_P4
U_M1_ATA_C_FRX_P5
U_M1_ATA_C_FRX_P6
U_M1_ATA_C_FRX_P7
U_M1_ATA_C_FRX_P8
U_M1_ATA_C_FRX_P9
U_M1_ATA_C_FRX_P10
U_M1_ATA_C_FRX_P11
U_M1_ATA_C_FRX_P12
U_M1_ATA_C_FRX_P13
U_M1_ATA_C_FRX_P14
U_M1_ATA_C_FRX_P15
U_M1_ATA_C_FRX_P16
U_M1_ATA_C_FRX_P17
U_M1_ATA_C_FRX_P18
U_M1_ATA_C_FRX_P19
U_M1_ATA_C_FRX_P20

U_M1_ATA_C_FRX_P0
U_M1_ATA_C_FRX_P1
U_M1_ATA_C_FRX_P2
U_M1_ATA_C_FRX_P3
U_M1_ATA_C_FRX_P4
U_M1_ATA_C_FRX_P5
U_M1_ATA_C_FRX_P6
U_M1_ATA_C_FRX_P7
U_M1_ATA_C_FRX_P8
U_M1_ATA_C_FRX_P9
U_M1_ATA_C_FRX_P10
U_M1_ATA_C_FRX_P11
U_M1_ATA_C_FRX_P12
U_M1_ATA_C_FRX_P13
U_M1_ATA_C_FRX_P14
U_M1_ATA_C_FRX_P15
U_M1_ATA_C_FRX_P16
U_M1_ATA_C_FRX_P17
U_M1_ATA_C_FRX_P18
U_M1_ATA_C_FRX_P19
U_M1_ATA_C_FRX_P20

CR_V1_03
812 mils
PH to VDDIO_RUN with 196 ohm

CR_V1_03
812 mils
PH to VDDIO_RUN with 196 ohm

CR_V1_03
812 mils
PH to VDDIO_RUN with 196 ohm

U65_A10@
SA90075300 19W
A10-7800-854P-19W
Change to PC sample
02/11

U65_A6@
SA90075200 19W
A6-7800-854P-19W
Change to PC sample
02/11

U65_28B7@
SA90075300 854P
A6-7800-854P-854P

U65_44B7@
SA90075300 854P
A6-7800-854P-854P

U65_44B7@
SA90075300 854P
A6-7800-854P-854P

SA90075300 19W
A10-7800-854P-19W
Change to PC sample
02/11

SA90075200 19W
A6-7800-854P-19W
Change to PC sample
02/11

SA90075300 854P
A6-7800-854P-854P

SA90075300 854P
A6-7800-854P-854P

Compal Secret Data
2012/07/23
Deciphered Date
2012/07/23
Title
2012/07/23


Compal Secret Data
2012/07/23
Deciphered Date
2012/07/23
Title
2012/07/23

Compal Secret Data
2012/07/23
Deciphered Date
2012/07/23
Title
2012/07/23

Compal Electronics, Inc.
FP3 PCIe/UMI
Z5WAK M/B LA-B221P
Document Number
Revision
02








Compal Electronics, Inc.
FP3 PCIe/UMI
Z5WAK M/B LA-B221P
Document Number
Revision
02

Compal Electronics, Inc.
FP3 PCIe/UMI
Z5WAK M/B LA-B221P
Document Number
Revision
02



Security Classification		Compal Secret Data	
Issued Date	2012/09/12	Declassified Date	2012/07/28
Title			
2012/07/28		2012/07/28	
Title			
FP3 DDRIII MEMORY I/F			
DocuMent Number		DocuMent Number	
Z5WAK/M/B LA-B221P		Z5WAK/M/B LA-B221P	
Rev. 02		Rev. 02	
Date		Date	
Wednesday, February 14, 2013		Wednesday, February 14, 2013	
Sheet 6		Sheet 6	
Compal Electronics, Inc.			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISTRIBUTION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS SHEET IS NOT TO BE USED FOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Place them close to MPU within 3"

Place them close to MPU within 3"

Place them close to MPU within 3"

Place them close to MPU within 3"

Place them close to MPU within 3"


Place them close to MPU within 3"

Place them close to MPU within 3"

Power Name	Consumption
VDD	38A
+APU_CORE	38A
VDDNB	40A
+APU_CORE_NB	40A
VDDIO	2.5A
+1.5V	4.0A / 3.9A
VDDP / VDDR	4.0A / 3.9A
VDDA	0.7A
+1.8VS	

Check list CH47
 +APU_CORE Decoupling
 Power Side
 22uF x11 @ x2
 0.22uF x2
 0.01uF x3
 180pF x3


+APU_CORE_NB
 Decoupling
 Power Side
 22uF x10 @ x2
 0.22uF x3
 180pF x4



VDDIO Decoupling

- 22uF x3
- 4.7uF x4
- 0.22uF x6
- 0.22uF x4 (return path)
- 180pF x2 (return path)

APU sequence : GROUP A need ramp before GROUP B



Security Classification	Issued Date	Declassified Date	Title
Compal Secret Data	2012/09/12		20120728

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Docu	Docu	Docu	Docu	Docu
Number	Number	Number	Number	Number
75WAK/MB LA-B221P	75WAK/MB LA-B221P	75WAK/MB LA-B221P	75WAK/MB LA-B221P	75WAK/MB LA-B221P
Rev. 02	Rev. 02	Rev. 02	Rev. 02	Rev. 02

U66G

VS3_1	K10
VS3_2	K16
VS3_3	K19
VS3_4	K22
VS3_5	K25
VS3_6	K28
VS3_7	L1
VS3_8	L4
VS3_9	L7
VS3_10	L10
VS3_11	L13
VS3_12	L16
VS3_13	L19
VS3_14	L22
VS3_15	L25
VS3_16	L28
VS3_17	L31
VS3_18	L34
VS3_19	L37
VS3_20	L40
VS3_21	L43
VS3_22	L46
VS3_23	L49
VS3_24	L52
VS3_25	L55
VS3_26	L58
VS3_27	L61
VS3_28	L64
VS3_29	L67
VS3_30	L70
VS3_31	L73
VS3_32	L76
VS3_33	L79
VS3_34	L82
VS3_35	L85
VS3_36	L88
VS3_37	L91
VS3_38	L94
VS3_39	L97
VS3_40	L100
VS3_41	L103
VS3_42	L106
VS3_43	L109
VS3_44	L112
VS3_45	L115
VS3_46	L118
VS3_47	L121
VS3_48	L124
VS3_49	L127
VS3_50	L130
VS3_51	L133
VS3_52	L136
VS3_53	L139
VS3_54	L142
VS3_55	L145
VS3_56	L148
VS3_57	L151
VS3_58	L154
VS3_59	L157
VS3_60	L160
VS3_61	L163
VS3_62	L166
VS3_63	L169
VS3_64	L172
VS3_65	L175
VS3_66	L178
VS3_67	L181
VS3_68	L184
VS3_69	L187
VS3_70	L190
VS3_71	L193
VS3_72	L196
VS3_73	L199
VS3_74	L202
VS3_75	L205
VS3_76	L208
VS3_77	L211
VS3_78	L214
VS3_79	L217
VS3_80	L220
VS3_81	L223
VS3_82	L226
VS3_83	L229
VS3_84	L232
VS3_85	L235
VS3_86	L238
VS3_87	L241
VS3_88	L244
VS3_89	L247
VS3_90	L250
VS3_91	L253
VS3_92	L256
VS3_93	L259
VS3_94	L262
VS3_95	L265
VS3_96	L268
VS3_97	L271
VS3_98	L274
VS3_99	L277
VS3_100	L280

HPREV032 @ KAVERI:FP3-2.7G_BGA#54

U66H

VS3_121	AK1
VS3_122	AK2
VS3_123	AK3
VS3_124	AK4
VS3_125	AK5
VS3_126	AK6
VS3_127	AK7
VS3_128	AK8
VS3_129	AK9
VS3_130	AK10
VS3_131	AK11
VS3_132	AK12
VS3_133	AK13
VS3_134	AK14
VS3_135	AK15
VS3_136	AK16
VS3_137	AK17
VS3_138	AK18
VS3_139	AK19
VS3_140	AK20
VS3_141	AK21
VS3_142	AK22
VS3_143	AK23
VS3_144	AK24
VS3_145	AK25
VS3_146	AK26
VS3_147	AK27
VS3_148	AK28
VS3_149	AK29
VS3_150	AK30
VS3_151	AK31
VS3_152	AK32
VS3_153	AK33
VS3_154	AK34
VS3_155	AK35
VS3_156	AK36
VS3_157	AK37
VS3_158	AK38
VS3_159	AK39
VS3_160	AK40
VS3_161	AK41
VS3_162	AK42
VS3_163	AK43
VS3_164	AK44
VS3_165	AK45
VS3_166	AK46
VS3_167	AK47
VS3_168	AK48
VS3_169	AK49
VS3_170	AK50
VS3_171	AK51
VS3_172	AK52
VS3_173	AK53
VS3_174	AK54
VS3_175	AK55
VS3_176	AK56
VS3_177	AK57
VS3_178	AK58
VS3_179	AK59
VS3_180	AK60

HPREV032 @ KAVERI:FP3-2.7G_BGA#54

Security Classification	2012/09/12	Compal Secret Data	2012/07/28	Title	Compal Electronics, Inc.
Issued Date	2012/09/12	Deciphered Date	2012/07/28	Document Number	FP3 GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Rev.	02	Doc. No.	Z5WAK M/B LA-B221P	Doc. Class	FP3 GND
Date	2012/07/28	Rev. No.	9	Doc. Rev.	02


Panel ENBK1

Panel ENVDD


Panel PWM

Security Classification	Compal Secret Data		Title
Issued Date	2011/07/08	Deciphered Date	2015/07/08
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED IN THE DRAWING. NO PART OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
AMD FS1R2 Singal Level Shifter			Document Number
Z5WAK MB LA-B221P			Rev
Date			10 01 52

3. 56A



3. 56A



Place near DIMM1

Follow CRR design

Follow CRR design

Security Classification	2012/09/12	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2012/07/29	Dispersed Date	
THIS SHEET IS AN INTERNAL WORKING DRAWING. IT IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND SHALL REMAIN THE PROPERTY OF COMPAL ELECTRONICS, INC. ANY REPRODUCTION OR TRANSMISSION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.			
Document Number	DIMM_A		Rev
Size	Z5WAK M/B LA-B221P		02
DATE	12/22/28	DATE	12/22/28

3.56A


3.56B

3.56C



3.56D

3.56E

3.56F




Place near DIMM2



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2012/07/28	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS SHEET MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
DIMM_B Document Number: Z5WAK M/B LA-B221P Date: 2012/07/28				DIMM_B Document Number: Z5WAK M/B LA-B221P Date: 2012/07/28	
Compal Electronics, Inc.					






DIMM_B STD H:5.2mm


GFX PCIe LANE REVERSAL



Security Classification	2012/09/12	2013/07/10	Compal Secret Data
Issued Date	Deciphered Date	Title	Compal Electronics, Inc.
OPAL-Pro_PCIE			
Document Number		Revision	
SA000078V20		02	
CHANGE TO R3 PN			
02/11			

THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND IS LOANED TO YOU BY THE USER. IT IS TO BE KEPT IN CONFIDENTIALITY AND NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC., NO PART OF THIS SHEET IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.






Security Classification	Issued Date	Deciphered Date	File
Confidential	2012/09/12	2013/07/10	OPAL-Pro_MEMORY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Docu- ment Number	Rev.
Z5WAK M/B LA-B221P	02


WESKAP, February 12, 2013 Sheet 15 of 52

Compal Electronics, Inc.
OPAL-Pro_MEMORY



Must always be connected to PCIe_VDDC.
0.95 V for "Mars" and
"Heathrow"/"Chelsea" on both BACO and
non-BACO designs.


Security Classification	Issued Date	2012/09/12	Deciphered Date	2013/07/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC.				
Title OPAL-Pro_PWR/GND				
User ZSWAK M/B IA-B221P				
Date 18 0 92				



Security Classification		Compart Secret Data	
Issued Date	2012/09/12	Deciphered Date	2013/07/10
Title		OPAL-Pro_PWR/GND	
Document Number		ZSWAK M/B IA-B221P	
Date		17_01_02	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS SHEET MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

218042006A00MARSXT_LF-CBGA662



Security Classification	Issued Date	Compart Secret Data	Declassified Date	Title
	2012/09/12		2013/07/10	VRAM DDR3 / Channel A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. NO PART OF THIS SHEET IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
DOCUMENT NUMBER: Z5WAK M/B LA-B221P REVISION: 0.2				
DATE: 12/2014				

Compal Electronics, Inc.

VRAM DDR3 / Channel A

Document Number

Z5WAK M/B LA-B221P

Revision

0.2

Date

12/2014

18

01

02

03

04

05

06

07

08

09

10

11

12

13

14

15

16


17

18

19

20


I'm from VIETNAM sualaptop365







Channel	Signal	Value
A	MAB0	15
	MAB1	15
	MAB2	15
	MAB3	15
	MAB4	15
	MAB5	15
	MAB6	15
	MAB7	15
	DMEM#	15
	OSB#	15
	CSB#	15
	CLKB#	15
	CLKB#	15
	CLKB#	15
	CLKB#	15
CLKB#	15	
B	MAB0	15
	MAB1	15
	MAB2	15
	MAB3	15
	MAB4	15
	MAB5	15
	MAB6	15
	MAB7	15
	DMEM#	15
	OSB#	15
	CSB#	15
	CLKB#	15
	CLKB#	15
	CLKB#	15
	CLKB#	15
C	MAB0	15
	MAB1	15
	MAB2	15
	MAB3	15
	MAB4	15
	MAB5	15
	MAB6	15
	MAB7	15
	DMEM#	15
	OSB#	15
	CSB#	15
	CLKB#	15
	CLKB#	15
	CLKB#	15
	CLKB#	15
D	MAB0	15
	MAB1	15
	MAB2	15
	MAB3	15
	MAB4	15
	MAB5	15
	MAB6	15
	MAB7	15
	DMEM#	15
	OSB#	15
	CSB#	15
	CLKB#	15
	CLKB#	15
	CLKB#	15
	CLKB#	15

Security Classification	Issued Date	Deciphered Date	Title
Compal Secret Data	2012/09/12		20130710




VRAM DDR3 / Channel B	Document Number	Revision
Z5WAK M/B LA-B221P		02



For PCIe device reset on FS1 (GFX, GLAN, WLAN, LVDS, Travis)




For "EXT" CLK mode, input to PCIe,



Security Classification	2012/09/12	Compal Secret Data	2015/07/08
Issued Date	2012/09/12	Deciphered Date	2015/07/08
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE KEPT STRICTLY PRIVATE AND NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. ANY UNAUTHORIZED USE, REPRODUCTION, OR DISSEMINATION OF THIS SHEET OR THE INFORMATION IT CONTAINS IS STRICTLY PROHIBITED AND WILL BE PUNISHED BY THE LAW. THIS SHEET IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND IS TO BE KEPT STRICTLY PRIVATE AND NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. ANY UNAUTHORIZED USE, REPRODUCTION, OR DISSEMINATION OF THIS SHEET OR THE INFORMATION IT CONTAINS IS STRICTLY PROHIBITED AND WILL BE PUNISHED BY THE LAW.</p>			
Title	Bolton-M3-UMI/PCI/CLOCK/LPC/RTC		
Document Number	Z5WAK M/B LA-B221P		
Rev	02		
Date	Wednesday, February 12, 2014		
Issue	20		
Sheet	01		
Page	52		


8MB SPI ROM



Security Classification	Issued Date	20120912	20150708	20150708	Title
Compal Secret Data	20120912	20150708	20150708	20150708	Compal Electronics, Inc.
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF F&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>					
<p>Document Number: Bolton-M3-SATA/GBE/HWM Custom Size: Z5WAK M/B LA-B221P Date: 2013.02.21</p>					

STRAP PINS



PULL HIGH	PULL LOW	CLK_RTC	FCH_GPIO198	LPC_CLK1	LPC_CLK0	PCL_CLK4	PCL_CLK3	PCL_CLK1	CLK_RTC
ALLOW PCIE GEN2 DEFAULT	FORCE PCIE GEN1 DEFAULT	S5 PLUS MODE DISABLED DEFAULT	LPC ROM	CLKGEN ENABLED DEFAULT	FCH EC ENABLED DEFAULT	NON FUSION CLOCK MODE DEFAULT	USE DEBUG STRAPS DEFAULT	IGNORE DEBUG STRAP DEFAULT	S5 PLUS MODE ENABLED DEFAULT
			SPI ROM DEFAULT	CLKGEN DISABLE DEFAULT	FCH EC DISABLE DEFAULT	FUSION CLOCK MODE DEFAULT			




DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCL_AD27:23]

PULL HIGH	PULL LOW	CLK_RTC	FCH_GPIO198	LPC_CLK1	LPC_CLK0	PCL_CLK4	PCL_CLK3	PCL_CLK1	CLK_RTC
USE PCI PLL DEFAULT	BYPASS PCI PLL DEFAULT	S5 PLUS MODE DISABLED DEFAULT	LPC ROM	CLKGEN ENABLED DEFAULT	FCH EC ENABLED DEFAULT	NON FUSION CLOCK MODE DEFAULT	USE DEBUG STRAPS DEFAULT	IGNORE DEBUG STRAP DEFAULT	S5 PLUS MODE ENABLED DEFAULT
			SPI ROM DEFAULT	CLKGEN DISABLE DEFAULT	FCH EC DISABLE DEFAULT	FUSION CLOCK MODE DEFAULT			



Support VGA connect +1.1V5
Remove VGA_PD



Connected to VSS through a dedicated via.




AND ONLY VDDIO_33_HWM_S. Please connect it to +3.3V_S5 rail if HWM is not used.

VDDIO_AZ_S should be tied to +3.3V_S5 rail if Wake on Ring is supported






Security Classification	2012/09/12	Compal Secret Data	2015/07/08
Issued Date	Deciphered Date	Document Number	Revision
		Hudson-M2/M3-POWER/GND	02
		Z5WAK M/B LA-B221P	
		Version: 1.00	24_01_52

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS SHEET IS NOT FOR INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




LCD POWER CIRCUIT




LCD/ LED PANEL Conn.



CMOS co-layout 4pin conn & eDP conn



Security Classification	2012/09/12	Deciphered Date	2012/07/28	Title	Compal Electronics, Inc.
Issued Date	2012/09/12		Deciphered Date	2012/07/28	EDP CONN/Camera/TS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS SHEET FOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	Z5WAK M/B LA-B221P		Revision	02	
Date	2012/09/12		Sheet	25	of 52




Security Classification	2012/09/12	Compal Secret Data	2012/07/28	Title	CRT Connector.
Issued Date	2012/09/12	Deciphered Date	2012/07/28	Document Number	Z5WAK M/B LA-B221P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS SHEET IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.					
Rev	02	Date	Wednesday, February 16, 2012	Sheet	28 of 52

Compal Electronics, Inc.
 CRT Connector.
 Document Number
 Z5WAK M/B LA-B221P
 Wednesday, February 16, 2012


EVT : Check List CH41 - 665 1%
change to 500 ohm 12/27 (Interlock V1.2)



Reserved for ESD




SI070001310 400ma 90ohm@100mhz DCR 0.3



Reserve for EMI 10/09


HDMI R. CK-	1	2	10P_0402_50V8J
XEMC@ C585	1	2	10P_0402_50V8J
XEMC@ C566	1	2	10P_0402_50V8J
HDMI R. D0-	1	2	10P_0402_50V8J
XEMC@ C568	1	2	10P_0402_50V8J
XEMC@ C569	1	2	10P_0402_50V8J
XEMC@ C571	1	2	10P_0402_50V8J
HDMI R. D1+	1	2	10P_0402_50V8J
XEMC@ C572	1	2	10P_0402_50V8J
HDMI R. D2-	1	2	10P_0402_50V8J
HDMI R. D2+	1	2	10P_0402_50V8J
XEMC@ C560	1	2	10P_0402_50V8J



CRB use 4.7k, CL use 2.2k



HDMI connector





DC23200100


ZZ1 45@

HDMI Logo
RC000003HM

Mini-Express Card for WLAN/WiMAX(Half)




Security Classification	2012/09/12	Compal Secret Data	2012/07/28	Title
Issued Date	Deciphered Data			MINI Card
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. THIS SHEET CONTAINS INFORMATION THAT IS UNCLASSIFIED AND NOT SUBJECT TO EXPORT CONTROL. THIS SHEET MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				
				Document Number
				Rev
				02
Date	2012/09/12	Sheet	28	of
Compal Electronics, Inc. MINI Card Z5WAK M/B LA-B221P				



From EC
 High active.
 EN ineshold voltage min:1.2V typ:1.6V max:2.0V
 Current limit threshold 1.5-2.8A
 +3V_IAN Rising time must >0.5ms and <100ms

LAN_WAKE# pull high 100K to +3V_WALW
 21:22 HOH_POIE_WAKE# 43V_LAN_V488 1 2.100K_0402_5%
 8807 1 2.0.0402_5%
 8808 1 BS@ 2.0.0402_5%



Using for Switch mode
 The trace length from Ix to PIN48 (REGOUT) and from C to Lx must < 200mils.


Using for Switch mode
 W=60mils
 I=1.4A
 The trace length from C to PIN46,47(VDDREG) must < 200mils.

Place near Pin 11,32,48
 1U_0402_16V7K
 1U_0402_16V7K
 1U_0402_16V7K

Place near Pin 20
 1U_0402_16V7K
 1U_0402_16V7K


Place near Pin 3,8,33,46
 1U_0402_16V7K
 1U_0402_16V7K
 1U_0402_16V7K
 1U_0402_16V7K
 1U_0999_16V7K
 1U_0999_16V7K

Reserve for EMI, please close to IC




Protect contact		Card contact	
Write protect (Lock)	Open	Write Enable (Unlock)	Open
Open	Open	Open	Close
Card Uninsert	Open	Card Insert	Close
Open	Open	Close	Close

LAN Connector




Del J3 01/21 confirm with EMI reserve 0 ohm by HW decide

Card Reader Connector



Close to Card Reader CONN



Place close to TCT pin

Security Classification	Campal Secret Data		
Issued Date	2012/09/12	Deciphered Date	2014/01/21
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title	Card Reader/LAN Conn		
Size	Document Number	Revision	Rev
Date	25WAK MIB LA-B221P	02	02
Version	Worksheet Formant 2.2014	30	52

Compal Electronics, Inc.

Card Reader/LAN Conn

Document Number

25WAK MIB LA-B221P

Revision


02

Worksheet Formant 2.2014

30


52

FANI Conn







NOTE : footprint is SA00005J000 (X1)
bom_Load SA00005CA00

KB BackLight Conn. Reserve




KB Conn.




Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/12	Deciphered Date	2012/07/28	FAN/screw/KB/KB BL	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS SHEET IS FOR THE USE OF THE DESIGN DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Docu. No.	75WAK M/B LA-B221P	Docu. No.	75WAK M/B LA-B221P	Rev.	02
Date	2012/07/28	Date	2012/07/28	Sheet	31 of 32


LED




ON/OFF BTN



PWR/B



TPM Board




G-sensor


Security Classification: Compal Secret Data
 Issued Date: 2012/09/12
 Deciphered Date: 2012/07/29
 Title: PWR B/LED/TPM
 Document Number: Z5WAK M/B LA-B221P
 Date: Wednesday, January 12, 2011 1:52

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF PRODUCT DESIGN AND DEVELOPMENT TO ANY OTHER DIVISION OR DEPARTMENT WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. THIS SHEET MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

SATA ODD Conn.



SATA HDD Conn.




Security Classification	Compal Secret Data	
Issued Date	2012/09/12	Deciphered Date
Title	20120728	
Document Number	HDD/ODD Conn	
DocuSet	Z5WAK M/B LA-B221P	
Rev	02	
Date	Wednesday, August 14, 2013	Sheet
	33	of
	32	


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED HEREIN. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

HD Audio Codec


Int. Speaker Conn.




Digital MIC Conn.



AIC283-CG



Headphone Out




To solve the background noise while combo jack connecting to an active speaker and system entry into S3/S4/S5 without analog power.

Security Classification	Issued Date	Controlled Date	Controlled Date
UNCLASSIFIED	2012/07/10	2013/07/10	2013/07/10


HD Audio Codec ALC283 Document Number Z5WAK M/B LA-B221P Version 1.02	
Copyright © 2012, Compal Electronics, Inc. All rights reserved.	

Analog Board ID definition




Security Classification	2012/09/12	Deciphered Date	2013/11/12
Issued Date	2012/09/12	Deciphered Date	2013/11/12
Compal Electronics, Inc. EC KB9012 / KB9022			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED HEREIN. NO PART OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number 75WAK M/B LA-B221P	Rev 02
U32	9022@		
KB9012ZF-A3	L0PP128_14X14		
Part Number = SA00040B20			
SA00075S20 KB9012ZF-A3 L0PP128_14X14			
Version: 12.2014			

To TP/B Conn.
Colay 6/8 pin



USB3.0




USB2.0 CONN




Security Classification	2012/09/12	2018/11/12
Issued Date	2012/09/12	2018/11/12
Declassified Date		
Compal Secret Data		
Title	USB3.0/USB2.0 Ports/TP	
Document Number	Z5WAK MBLA-B221P	
Rev	02	
Date	Wednesday, February 12, 2014	Sheet 38 of 52

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. THE INFORMATION CONTAINED HEREIN IS UNCLASSIFIED EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



+5VALW to +5VS
+3VALW to +3VS






+1.1VALW to +1.1VS
+1.5V to +1.5VS






+3VS to +3VSDGPU
+1.8VS to +1.8VSDGPU




VCA sequence : default same as V5WE2
(0.95V can be option before VCA CORE)







Security Classification		Compal Secret Data		Title	
Issued Date	2012/07/10	Deciphered Date	2013/10/01	Rev	0.3
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJINIA CASHIM WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Compal Electronics, Inc.				DCIN	
				Document Number	
				Date	
				Wednesday, February 12, 2014	
				Sheet 38 of 53	



---Battery_pin define---
 PIN1 GND
 PIN2 GND
 PIN3 SMD
 PIN4 SMC
 PIN5 TS
 PIN6 B/I
 PIN7 Batt+
 PIN8 Batt+
 ---Battery_Con_pin define---
 PIN8 GND
 PIN7 GND
 PIN6 SMD
 PIN5 SMC
 PIN4 TS
 PIN3 B/I
 PIN2 Batt+
 PIN1 Batt+

2013/10/02
Add for ENE9022 Battery Voltage drop detection.
Connect to ENE9022 pin64 AD1.

Battery is 3-cell design.
B+ = 9V



2013/10/28 update PH201 chang
Common part SL200002H00

For KB9022 OTP	Active	Recovery
VCINO_PH(V)	92C, 1V	56C, 2.044V
PH202 (ohm)	6.99K	26.03K

For KB9012 sense 20mΩ	Active	Recovery
	42.8W, 0.73V	34.4W, 0.59V
	69.55W, 0.73V	55.9W, 0.59V

PH201 under CPU bottom side :
 CPU thermal protection at 92 degree C (shutdown)
 Recovery at 56 degree C +EC_VCCA

For 40W adapter ==> action 42.8W , Recovery 34.4W


42.8W:
 $I_{ada} = 0 \sim 2.253A$ ($42.8W/19V = 2.253A$)
 $ADP_I = 20 * I_{ada} * R_{sense}$
 $ADP_I = 20 * 2.253 * 0.02 = 0.901$
 34.4W:
 $I_{ada} = 0 \sim 1.811A$ ($34.4W/19V = 1.811A$)
 $ADP_I = 20 * I_{ada} * R_{sense}$
 $ADP_I = 20 * 1.811 * 0.02 = 0.724$

CP = $40W * 0.85 = 34W$

For 65W adapter ==> action 69.55W , Recovery 55.9W

69.55W:
 $I_{ada} = 0 \sim 3.661A$ ($69.55W/19V = 3.661A$)
 $ADP_I = 20 * I_{ada} * R_{sense}$
 $ADP_I = 20 * 3.661 * 0.02 = 1.464$
 55.9W:
 $I_{ada} = 0 \sim 2.942A$ ($55.9W/19V = 2.942A$)
 $ADP_I = 20 * I_{ada} * R_{sense}$
 $ADP_I = 20 * 2.942 * 0.02 = 1.177$

CP = $65W * 0.85 = 55.25W$




PH203 from SL200000V00 change to common part SL200002H00 2013/10/23

Security Classification 2012/07/10 2013/10/01

Compal Secret Data

Compal Electronics, Inc. BATTERY CONN / OTP

Protection for reverse input



****Design Notes****

- #For 65 /90W system, 3S1P/3S2P battery
- Maximum Charging current 3.5A
- Maximum Battery discharge power 55W.
- #Register Setting
- 1. 0X12 Bit8 set 0 (default 1) to disable IFAULT HI if add ISN choke
- #Circuit Design
- 1. ACOK, ILLIM pull high voltage need base on 3/5V enable control
- 2. Use ILLX10 choke and 3X3 H/L Side MOSFET
- Charge current 3.5A
- Power loss : 1.82W
- 3. If use 4S per cell 4.35V battery, need additional circuit with ACDET(PR18/PR220/PR222 change to 0.1%, parallel resistors with PR222 for ACDET setting)
- 4. PC223 0.22u can't be changed. (Wrong adapter concern)
- 5. For the design, need double confirm PQ202, PQ203, PQ204 rating #protect function
- 1. ACOVP : ACDET voltage > 3.14V
- 2. Charger timeout : No communication within 175s (default)
- 3. ACCC : 3.35 X Input current DAC setting (default)
- 4. CHGOCF : 3/4.5/6A based on current setting
- 5. BATOVP : 103-106%
- 6. BATOMV : 2.5V
- 7. TSHUT : 155C
- 8. IFAULT HI : 750mV (default)
- 9. IFAULT LOW : 150mV (default)

Security Classification	2014/07/02	2013/10/01	Doc Number	REV
Issued Date	Desphered Date	Doc Number	40	01
Compal Secret Data This SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE USED ONLY FOR THE MANUFACTURE OF THE PRODUCT SPECIFIED HEREIN. NO PART OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				

Compal Electronics, Inc. CHARGER				
Security Classification	2014/07/02	2013/10/01	Doc Number	REV
Issued Date	Desphered Date	Doc Number	40	01
Compal Secret Data This SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE USED ONLY FOR THE MANUFACTURE OF THE PRODUCT SPECIFIED HEREIN. NO PART OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				


Vin Detector				
I-->H	Min.	Typ	Max.	
H-->L	17.16V	17.63V	18.12V	
	16.76V	17.22V	17.70V	
VILIM = 20 * ILLIM * Rsr ILLIM = 3.3 * 100 / (100 + 107) / 20 / 0.02 = 3.986 A				

Close EC chip



Module model information
 SY8208B_V2.mdd
 SY8208C_V2.mdd

PR401 FAE review : change from 2.2_0603_5% to 1_0603_5% and PC428-un-Pop

EN1 and EN2 don't floating




Check pull up resistor of SPOK at HW side



EN1 and EN2 don't floating

PR407 FAE review : change from 2.2_0603_5% to 0_0603_5%



Add PC427 for 220_0603_5428




Security Classification		Compal Secret Data	
Issued Date	2011/06/15	Deciphered Date	2013/10/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED HEREIN. NO PART OF THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc.	
Document Number		+3VALWP/+5VALW	
Rev	03	Date	Wednesday, February 12, 2014
Sheet		41 of 53	

Module model information

RT8207M_V1.mdd For Single layer
RT8207M_V2.mdd For Dual layer

0.675Volt +/- 5%
TDC 0.7A
Peak Current 1A

Pin19 need pull separate from +1.35VP.
If you have +1.35V and +0.675V sequence question,
you can change from +1.35VP to +1.35VS.



PC502 from SF00000KS00 change to
common part SF00000YB00
2013/10/23

SEF000006S00 H=4.5
ESR=17m ohm
PC509 from SF000002Z00 change to
common part SF000006S00
2013/10/23

MOSFET: 3x3 DFN
H/S Rds (on) : 27mohm (Typ), 34mohm (Max)
Idsm: 7.5A@Ta=25C, 5.5A@Ta=70C
L/S Rds (on) : 9.9mohm (Typ), 13mohm (Max)
Idsm: 13.5A@Ta=25C, 11A@Ta=70C
Choke: 7x7x3
Rdc=8.3mohm (Typ), 10mohm (Max)

Switching Frequency: 285kHz
Ipeak=10A
Iocp=13A
OVP: 110%~120%
VFB=0.75V, Vout=1.515V
MOSFET footprint: SIS412DN

Mode	Level	+0.675VSP	VITREF_1.35V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off


Security Classification	Compal Secret Data
Issued Date	2010/07/20
Deciphered Date	2013/10/01
Title	Compal Electronics, Inc.
Size	Document Number
Rev	Revision
0.3	0.3
Date	Wednesday, February 12, 2014 8:58:42 AM

THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND IS LOANED TO THE CUSTOMER FOR THE CUSTOMER'S USE ONLY. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. ANY UNAUTHORIZED USE OF THIS SHEET OF DRAWINGS IS STRICTLY PROHIBITED. THE INFORMATION CONTAINED HEREIN IS UNCLASSIFIED AND IS NOT TO BE RELEASED TO THE PUBLIC WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Module model information
SY8208D_V1.mdd

EN pin don't floating
It have pull down resistor at HW side, pls delete PR2

PC709, PC710 from 470_0603_6.3V6M change to
220_0603_6.3V6M 2013/10/23
common part SH000001E00
2013/10/23



The current limit is set to 8A, 12A or 16A when this pin
is pull low, floating or pull high


Pin 7 BYP is for CS.
Common NB can delete +3VALW and PC714

VFB=0.6V
Vout=0.6V* (1+Rup/Rdown)
Vout=1.12V

I_{max}= 2A, I_{peak}= 3A
FB=0.6V

Vout=0.6V* (1+Rup/Rdown)=1.83V

Module model information
SY8032_V2.mdd



Note:
When design Vin=5V, please stuff snubber
to prevent Vin damage


Security Classification	Issued Date	Disphered Date	Title
	2017/08/15		2018/10/01
<p>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR TRANSMISSION OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS SHEET IS FOR THE DESIGN DEPARTMENT USE ONLY. IT IS NOT TO BE USED FOR THE PRODUCTION OF PCB OR OTHER MANUFACTURING DOCUMENTS. IT CONTAINS INFORMATION THAT IS UNCLASSIFIED AND NOT CONTROLLED BY THE EXPORT ADMINISTRATION REGULATIONS.</p>			
			<p>Document Number SY8032_V2.mdd</p> <p>Rev 03</p> <p>Date 2018/07/12/2014</p> <p>Issue 44</p> <p>Page 03</p>

Module model information
 RT8880A_VIA.mdd for IC portion
 RT8880A_VIB.mdd for SW portion

APU CORE NB
 TDC 27A
 Peak Current 40 A
 OCP current > 48A
 Load line -2.1mV/A
 FSW=450KHz
 DCR 1.4mohm +/-5%
 TYP

MAX
 H/S Rds (on) : 11.7mohm ,
 L/S Rds (on) : 2.7mohm ,
 3.3mohm


Layout area not enough,
 change H and L mos to Dual N MOS
 2013/10/19



APU core
 TDC 25A
 Peak Current 38A
 OCP current > 46A
 Load line -2.1mV/A
 FSW=450KHz
 DCR 1.4mohm +/-5%
 TYP

MAX
 H/S Rds (on) : 11.7mohm ,
 L/S Rds (on) : 2.7mohm ,
 3.3mohm

PH801 and PH802 from SL20000100
 change to common part SL200002H00
 2013/10/23



CPU CORE NB
 TDC 27A
 Peak Current 40 A
 OCP current > 48A
 Load line -2.1mV/A
 FSW=450KHz
 DCR 1.4mohm +/-5%
 TYP

MAX
 H/S Rds (on) : 11.7mohm ,
 L/S Rds (on) : 2.7mohm ,
 3.3mohm


Layout area not enough,
 change H and L mos to Dual N MOS
 2013/10/19

Security Classification	Issued Date	Deciphered Date	Revision
Confidential	2012/10/15	2013/10/01	45





Compal Electronics, Inc.
+CPU CORE+APU CORE_NB
 Document Number: Z5MAK
 Date: 2013/10/23

This sheet of engineering drawings is the property of Compal Electronics, Inc. and contains confidential information. It is not to be reproduced, copied, or disseminated in any form without the written consent of Compal Electronics, Inc. This sheet is authorized for use only for the specific project and product identified in the title block. Any other use is strictly prohibited.


+APU_CORE



APU_CORE
 $330\mu\text{F}^*3$
 $22\mu\text{F}^*13+0.22\mu\text{F}^*2$
 $0.01\mu\text{F}^*3+180\text{pF}^*3$




+APU_CORE







+APU_CORE_NB

+APU_CORE_NB



APU_CORENB
 $330\mu\text{F}^*3$
 $22\mu\text{F}^*12+0.22\mu\text{F}^*3$
 180pF^*4



Security Classification	Compal Secret Data	
Issued Date	2012/10/15	Deciphered Date
	2013/10/01	
Title	Processor Decoupling	
Document Number	Y550_AMD	
Size	46 of 53	
Rev	0.3	
Date:	Wednesday, February 12, 2014	Sheet

Compal Electronics, Inc.

Processor Decoupling

Y550_AMD

Rev 0.3

Date: Wednesday, February 12, 2014

Sheet 46 of 53

THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND IS UNLAWFUL TO REPRODUCE OR TRANSMIT IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. IN WRITING. THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Module model information

IPS51212_V1.mdd for Single layer
 IPS51212_V2.mdd for Dual layer

Resistance (kΩ)	Frequency (kHz)
470	290
200	340
100	380
39	430

MOSFET: 3x3 DFN
 H/S Rds (on): 24mohm (Typ), 30mohm (Max)
 Id: 8.7A@Ta=25C, 7A@Ta=70C
 L/S Rds (on): 13.5mohm (Typ), 16.5mohm (Max)
 Idsm: 12A@Ta=25C, 9.5A@Ta=70C

Choke: 7x7x3
 Rdc=15.5mohm +/-15%

+1.2V

Switching Frequency: 290kHz
 Imax=8A
 Ipeak=6.5A
 OCP~10.5A
 OVP: 120%~130%
 VFB=0.704V, Vout=1.207V


Vout	PR1007	PR1008	PR1003
+1.2V	7.15K	10k	105K
+1.05V	4.99k	10k	93.1k
+1.5V	11.5K	10k	105K

+1.05V

Switching Frequency: 290kHz
 Imax=5.4A
 Ipeak=6.5A
 OCP~10.5A
 OVP: 120%~130%
 VFB=0.704V, Vout=1.055V

+1.5V


Switching Frequency: 290kHz
 Imax=8A
 OCP~10.5A
 OVP: 120%~130%
 VFB=0.704V, Vout=1.514V



PC1002 from SH00000MR00 change to common part SH00000YV00 2013/10/23
VRAM


PC1009 from SF000002Z00 change to common part SF000006S00 2013/10/23

Module model information
SY8033_V1.mdd



FB=0.6V
Note: Iload (max.)=3.5A

PC1101 from SH00000MN00 change to
common part SH00000YG00
2013/10/23



Note:
When design Vin=5V, please stuff snubber
to prevent Vin damage

Vout=0.6V* (1+Rup/Rdown)


HW request Add PR1107,
and unpop PR1104

Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.
Issued Date	2013/01/02	Deciphered Date	2013/10/01
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Doc No.	SY8033_V1	Doc Size	0.3
Rev	0.3	Doc Date	2013/10/01












GPU021	GPU029	GPU030	GPU015	VDDC	AMD MARS series	LP_DD03X_G0005	AMD SUN series	UL_DD03X_G0005	Description
VID5	VID4	VID3	VID1	VDDC	MARS XT	PROXITXX_G0005	SUN UL	SUN XT	
1	0	1	1	1.125V	MARS LP		SUN PRO	SUN	NA
1	0	0	0	1.100V					NA
1	0	0	1	1.075V					NA
1	0	1	0	1.050V					NA
1	0	0	1	1.025V					NA
1	0	1	0	1.000V					NA
1	0	0	0	0.975V					NA
1	0	0	1	0.950V					NA
1	0	1	0	0.925V					NA
1	1	0	0	0.900V					NA
1	1	0	1	0.875V					NA
1	1	0	0	0.850V					NA
1	1	1	0	0.825V					NA
1	1	1	1	0.800V					NA
1	1	0	1	0.775V					NA

GPU029	GPU030	GPU015	VDDC	AMD MARS series	LP_DD03X_G0005	AMD SUN series	UL_DD03X_G0005	Description
VID5	VID4	VID3	VID1	MARS XT	PROXITXX_G0005	SUN UL	SUN XT	
1	0	1	1	MARS LP		SUN PRO	SUN	NA
1	0	0	0					NA
1	0	0	1					NA
1	0	1	0					NA
1	0	0	1					NA
1	0	1	0					NA
1	0	0	0					NA
1	0	0	1					NA
1	1	0	0					NA
1	1	0	1					NA
1	1	0	0					NA
1	1	1	0					NA
1	1	1	1					NA
1	1	0	1					NA
1	1	0	0					NA
1	1	1	0					NA
1	1	1	1					NA

- PWMs (Pn12) to 5V & CLK (Pn14) external pull high
 a. DP-SLVR (Pn39)=0
 b. DP-SLVR (Pn39)=1
 c. DP-SLVR (Pn39)=1, PSH (Pn2)=0 or 1
 => 1 phase DE operation mode
- When 2 phase GPU config
 a. DP-SLVR (Pn39)=0, PSH (Pn2)=0
 b. DP-SLVR (Pn39)=0, PSH (Pn2)=1
 c. DP-SLVR (Pn39)=1, PSH (Pn2)=0 or 1
 => 2 phase GPU VR config
- Rbias=17K => overcurrent reduction function disable
 Rbias=47K => overcurrent reduction function enable
- Internal throttling
 Protect (6.98K+Hn) V0UA=1.2V
 => Pn10=1 (1.0C+3)
 Recovery (6.98K+Hn) V6A=1.24V
 => Hn=15.19K
 => Tr=105C (1-3C) 14 GPU_DPHSLVR
 Pn1226=5.98K, Pn1228=15K
 1.100+3 7V15K+1
 1.100+3 1.000+3
 Recovery 1
 1.05C+3 96C+3
 Risen(hnm)=Periodual=0.2972.65
 fsw=1periodus=100KHZ
 fsw=5.9KHz
 Pn1201 from S120000000 change to
 common part S12000002600
 2013/10/23



Remark: MARS LP: SUN UL/ SUN PRO don't use this 2 phase solution



Module model information:
ISL62883C V1A for IC
ISL62883C V1B for SW Choke/MOS on BTN
ISL62883C_V2B for SW Choke on BTN, MOS on TOP

+VGA_CORE
TDC 26A
Peak current 40 A
OCF current > 48A
Load line 1mohm
ESW=400KHZ
DCR 0.98mohm +/-5%
TYP
H/S Rds (on) :11.7mohm
MAX 14.5mohm
L/S Rds (on) :2.6mohm
3.2mohm


Transient responses:
Cn=L*(Rntcs+Rsum)/N
R = Rntcs + Rntcs
R = Rntcs + Rntcs
R = Rntcs + Rntcs
N is the number of phases

Layout Note:
Phase1+side MOS
Phase1 side MOS
Phase1 side MOS
Phase1 side MOS


Layout Note:
Phase1 side MOS
Phase1 side MOS
Phase1 side MOS
Phase1 side MOS

Layout Note:
Phase1 side MOS
Phase1 side MOS
Phase1 side MOS
Phase1 side MOS

**AMD MARS
GPU_CORE
560uF*2+330uF*1
10uF*11+2.2uF*13**



**AMD MARS
meet ripple
22uF*5+10uF*8+2.2uF*3**



Security Classification		Compal Secret Data	
Issued Date	2011/06/24	Deciphered Date	2013/10/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title	Compal Electronics, Inc.		
Size	VGA_CORE CAP		
Document Number	Custom		
Rev	0.3		
Date:	Wednesday, February 12, 2014	Sheet	50 of 53

Modify List

Item	Fixed Issue	Reason for change	Rev.	PG#	Date	Phase	
1	layout area not enough			APU_CORE	PQ801;PQ803;PQ807;PQ808 FDM57698 and PQ802;PQ804;PQ806;PQ809 MDU1511 change to Dual N AON6932A	10/09	EVT
2	EMI bead "HCB2012KF-121T50_0805" derating 5A, need 2pcs for APU_CORE and APU_CORENB			APU_CORE	Add PL806 EMI bead "HCB2012KF-121T50_0805" from 1pcs to 2pcs at B+, for APU_CORE and APU_CORENB	10/15	EVT
3	RT8880A FAE review			APU_CORE	PR813 from 0402 change to 0603, delete PR844, PR847	10/16	EVT
4	HW: EC share ROM, modify 3VALW and 1.1VALW enable net-name			3VALW	change 3VALW enable net name from 3V5V_EN to 3V_EN	10/17	EVT
5	Choke, OS-CON cap, Thermistor change to standard part			5VALW	change 1.1VALW enable net name from SUSP# to 1.1V_EN	10/23	EVT
6	RT8880A vendor EOL, change to RT8880B			APU_CORE	CPU CORE IC from RT8880A SA000066V00 change to RT8880B SA000066V10	10/23	EVT
7	Battery connector BATT+ bead, 1pcs for UMA, 2pcs for DIS.			BATT_CONN	Add PL202 HCB2012KF-121T50_0805 for DIS only	10/28	EVT
8	22U_0603_6.3V6M cheaper than 47U_0603_6.3V6M			+1.05VS +1.1VALW	PC609, PC610 and PC709, PC710 from 47U_0603_6.3V6M change to 22U_0603_6.3V6M	10/30	EVT
9	HW request Add PR1107, and unpop PR1104, VGA_PG is default setting for VGA sequence control			+0.95V	Add location PR1107 0.0402_5%, and unpop PR1104 0.0402_5%	10/31	EVT
10	HW request add RC at 3VALW enable			+3VALW	Add PR413 0.0402_5%, and PC428 0.1U_0402_10V7K_un-pop	10/31	EVT
11	adjust 1.05V output voltage			+1.05VSP	change PR607 from 100K ohm to 15.4K ohm, change PR609 from 133K ohm to 20K ohm, change 1.05V output from 1.05V to 1.062V	12/02	DVT
12	adjust 1.8VSP output voltage			+1.8VSP	change PR723 from 20K ohm to 20.5K ohm, change 1.05V output from 1.8V to 1.83V	12/10	DVT
13	adjust 1.1VALW output voltage			+1.1VALW	change PR709 from 118K ohm to 115K ohm, change 1.1VALW output from 1.108V to 1.121V	12/10	DVT
14	Part count reduce				change enable resistor PR413, PR602, PR702, PR724 from 0 ohm to R-Short, change EMI High side and low side resistor PR308, PR407, PR605, PR705, PR801, PR820, PR849, PR860, PR1216, PR1232 from 0 ohm to R-Short.	12/10	DVT
15	adjust VGA Vboot voltage			VGA	change PR1205 from pop to un-pop, change PR1211 from un-pop to pop.	12/13	DVT
16	reserve PD801			CPU_CORE	reserve PD801 for AMD CPU leakage voltage from APU_SVD	12/13	DVT
17	delete VCIN0 and VCIN1 hysteresis			OTP	change PR216 from 22.6K to 16K, change PR227 from 26.1K to un-pop, change PR202 from UMA/10.5K and DIS/11.3K to 10K, change PR223 from UMA/162K and DIS/100K to un-pop.	12/24	DVT
18	ABO request BI pin short to GND			BATT_CONN	change PR210 from 1k to 0 ohm.	12/26	DVT MEMO
19	65W and 40W VCIN0 set at the same voltage active and recovery			OTP	change UMA SKU PR203 from 10K to 44.2K Add PC426	12/26	DVT MEMO

Security Classification

Compal Secret Data

Title

Compal Electronics, Inc.

Issued Date

2012/07/10

Despatched Date

2013/10/01

PWR_PIR1

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED HEREIN. NO PART OF THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Document Number

Z5WAK

Date

Wednesday, February 12, 2014

Sheet

51 of 53

Item	Fixed Issue	Reason for change	Rev.	P6#	Charger	Modify List	Date	Phase
20		back to back damage, change to low Rds (on) Mos	0.3		PQ303	PQ303, PQ304 change from AON4466 to AON4406	01/08	PVT
21		delete PD401 cost down	0.3	3VALW/ 5VALW		change PD301 to R-short PR415	01/08	PVT
22		change PD801 to low Vf diode	0.3	CPU CORE		change PD801 from RB751V-40_SOD323-2 to RB491D_SOT23-3	01/20	PVT
23								

Security Classification		2012/07/10		2013/10/01		2013/10/01		Title		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Despatched Date		Declassified Date		Declassified Date		Title		PWR_PIR2		PWR_PIR2	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE USED ONLY FOR THE PURPOSES AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>													
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE USED ONLY FOR THE PURPOSES AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>										Document Number		75WAK	
										Revision		03	
										Date		2014.12.12	

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2012/07/10	Deciphered Date	2013/10/01	PIR-HW
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				
Document Number	ZSWAK		Rev	0.3
Date:	Wednesday, February 12, 2014		Sheet	53 of 53