


Hawke Intel Discrete Block Diagram


Project code : 91.4W1001.001
 PCB P/N : 48.4W101.0SA
 Revision : 07212-SA





CPU DC/DC	
ISL6262A 40	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
SYSTEM DC/DC	
TPS5117 42, 43	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3
SYSTEM DC/DC	
TPS51120 39	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
SYSTEM DC/DC	
TPS51100 44	
INPUTS	OUTPUTS
1D8V_S3	0D9V_S3
SYSTEM DC/DC	
LDO 44	
INPUTS	OUTPUTS
3D3V_S0 1D8V_S3 1D8V_S3	2D5V 1D5V_S0 1D25V_S0
BATTERY CHARGER	
MAX8731A 38	
INPUTS	OUTPUTS
AD+ BAT+	DCBATOUT

PCB LAYER	
L1: TOP	
L2: GND	
L3: Signal	
L4: Signal	
L5: VCC	
L6: Singal	
L7: GND	
L8: BOT	


CPU_CORE
ISL6262A




TI TPS51120
3D3V/5V




Adapter




Charger_ISL6255




TI TPS51100
0.9V/DDR_VREF_S3



ISL6268_1D8V



ISL6268_1D05V



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Block Diagram**

Size: A3 Document Number: **Hawke-Intel** Rev: **SA**

Date: Saturday, April 21, 2007 Sheet 2 of 55

INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIe Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIe Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPIO20	Reserved	Weak Internal PULL-DOWN. NOTE: This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FWB BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h: bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05, VccCL1_05 VRM when sampled high
SATALED#	PCIe LAN REVERSAL. Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit. (Offset: 3410h: bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up. If sampled low, the Flash Descriptor Security will be overridden. If high, the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

ICH_RSVP_Tp3	AZ_DOUT_ICH	Description
0	0	RVSD
0	1	Enter XOR Chain
1	0	Normal Operation (default)
1	1	set PCIe port config bit1

PCI_GNT#3	low = A16 swap override enable	high = default
0	1	0
1	0	1

PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	PCI
1	1	LPC (Default)

SM_INTVRMEN	High=Enable	Low=Disable
0	1	0
1	0	1

LAN100_SLP	High=Enable	Low=Disable
0	1	0
1	0	1


DEFAULE HIGH

SPKR	LOW = Defaule	High=No Reboot
0	1	0
1	0	1

8.2K PULL HIGH

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD



INTEL CRESTLINE STRAP PIN

CFG Strap	LOW 0	HIGH 1
CFG 5	DMI X 2	DMI X 4 ★
CFG 8 Low Power PCI Express	Normal ★	Low Power mode
CFG 9 PCI Express Graphics Lane Reversal	Lane Reversal	Normal Mode (Lanes number in order) ★
CFG 16 FSB Dynamic ODT	Disabled	Enabled ★
CFG 19 DMI Lane Reserved	Normal Operation ★	Reserved Lane
CFG 20 Concurrent SDVO/PCIe	Only PCIe or SDVO is operation ★	PCIe and SDVO are operation simultaneous
SDVO_CTRL_DATA SDVO Present	NO SDVO Card Present ★	SDVO Card Present
CFG 12 CFG 13 LL(00)	XOR/ALL-Z Reserved	
LH(01)	XOR Mode Enabled	
HL(10)	All Z Mode Enabled	
HR(11)	Normal Operation	


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Table of Content**

Size A3 Document Number: **Hawke-Intel** Rev: **SA**


Date: Saturday, April 21, 2007 Sheet 3 of 55






H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil


layout note:Zo = 55 ohm , 0.5" MAX for GTLREF



Change to 62.10040.221 04/12 '07





Mid Frequency Decoupling





<< >> DDR_A_D[0..63] 14
 << >> DDR_A_BS[0..2] 14
 << >> DDR_A_DM[0..7] 14
 << >> DDR_A_DQS[0..7] 14
 << >> DDR_A_DQS#[0..7] 14
 << >> DDR_A_MA[0..14] 14

U56D 4 OF 10

DDR A D0	AR43	SA_DQ0	SA_BS0	BB19	DDR A BS0
DDR A D1	AW44	SA_DQ1	SA_BS1	BK19	DDR A BS1
DDR A D2	BA45	SA_DQ2	SA_BS2	BF29	DDR A BS2
DDR A D3	AV46	SA_DQ3			
DDR A D4	AR41	SA_DQ4	SA_CAS#	BL17	DDR A CAS#
DDR A D5	AR45	SA_DQ5			DDR_A_CAS# 14
DDR A D6	AT42	SA_DQ6		AT45	DDR A DM0
DDR A D7	AW47	SA_DQ7	SA_DM0	BD44	DDR A DM1
DDR A D8	BB45	SA_DQ8	SA_DM1	BD42	DDR A DM2
DDR A D9	BF48	SA_DQ9	SA_DM2	AW38	DDR A DM3
DDR A D10	BG47	SA_DQ10	SA_DM3	AW13	DDR A DM4
DDR A D11	BJ45	SA_DQ11	SA_DM4	BG8	DDR A DM5
DDR A D12	BB47	SA_DQ12	SA_DM5	AY5	DDR A DM6
DDR A D13	BG50	SA_DQ13	SA_DM6	AN6	DDR A DM7
DDR A D14	BH49	SA_DQ14	SA_DM7		
DDR A D15	BE45	SA_DQ15		AT46	DDR A DQS0
DDR A D16	AW43	SA_DQ16	SA_DQS0	BE48	DDR A DQS1
DDR A D17	BE44	SA_DQ17	SA_DQS1	BB43	DDR A DQS2
DDR A D18	BG42	SA_DQ18	SA_DQS2	BC37	DDR A DQS3
DDR A D19	BE40	SA_DQ19	SA_DQS3	BB16	DDR A DQS4
DDR A D20	BF44	SA_DQ20	SA_DQS4	BH6	DDR A DQS5
DDR A D21	BH45	SA_DQ21	SA_DQS5	BB2	DDR A DQS6
DDR A D22	BG40	SA_DQ22	SA_DQS6	AP3	DDR A DQS7
DDR A D23	BE40	SA_DQ23	SA_DQS7	AT47	DDR A DQS#0
DDR A D24	AR40	SA_DQ24	SA_DQS#0	BD47	DDR A DQS#1
DDR A D25	AW40	SA_DQ25	SA_DQS#1	BC41	DDR A DQS#2
DDR A D26	AT39	SA_DQ26	SA_DQS#2	BA37	DDR A DQS#3
DDR A D27	AW36	SA_DQ27	SA_DQS#3	BA16	DDR A DQS#4
DDR A D28	AW41	SA_DQ28	SA_DQS#4	BH7	DDR A DQS#5
DDR A D29	AY41	SA_DQ29	SA_DQS#5	BC1	DDR A DQS#6
DDR A D30	AV38	SA_DQ30	SA_DQS#6	AP2	DDR A DQS#7
DDR A D31	AT38	SA_DQ31	SA_DQS#7		
DDR A D32	AV13	SA_DQ32		BJ19	DDR A MA0
DDR A D33	AT13	SA_DQ33	SA_MA0	BD20	DDR A MA1
DDR A D34	AW11	SA_DQ34	SA_MA1	BK27	DDR A MA2
DDR A D35	AV11	SA_DQ35	SA_MA2	BH28	DDR A MA3
DDR A D36	AU15	SA_DQ36	SA_MA3	BL24	DDR A MA4
DDR A D37	AT11	SA_DQ37	SA_MA4	BK28	DDR A MA5
DDR A D38	BA13	SA_DQ38	SA_MA5	BJ27	DDR A MA6
DDR A D39	BA11	SA_DQ39	SA_MA6	BJ25	DDR A MA7
DDR A D40	BE10	SA_DQ40	SA_MA7	BL28	DDR A MA8
DDR A D41	BD10	SA_DQ41	SA_MA8	BA28	DDR A MA9
DDR A D42	BD8	SA_DQ42	SA_MA9	BC19	DDR A MA10
DDR A D43	AY9	SA_DQ43	SA_MA10	BE28	DDR A MA11
DDR A D44	BG10	SA_DQ44	SA_MA11	BG30	DDR A MA12
DDR A D45	AW9	SA_DQ45	SA_MA12	BJ16	DDR A MA13
DDR A D46	BD7	SA_DQ46	SA_MA13	BJ29	DDR A MA14
DDR A D47	BB9	SA_DQ47	SA_MA14		
DDR A D48	BB5	SA_DQ48		BE18	DDR A RAS#
DDR A D49	AY7	SA_DQ49	SA_RAS#	AY20	SA_RCVEN#
DDR A D50	AT5	SA_DQ50			DDR_A_RAS# 14
DDR A D51	AT7	SA_DQ51			
DDR A D52	AY6	SA_DQ52	SA_WE#	BA19	DDR A WE#
DDR A D53	BB7	SA_DQ53			DDR_A_WE# 14
DDR A D54	ARS	SA_DQ54			
DDR A D55	ARS	SA_DQ55			
DDR A D56	ARS	SA_DQ56			
DDR A D57	AN3	SA_DQ57			
DDR A D58	AM8	SA_DQ58			
DDR A D59	AN10	SA_DQ59			
DDR A D60	AT9	SA_DQ60			
DDR A D61	ANS	SA_DQ61			
DDR A D62	AMS	SA_DQ62			
DDR A D63	AN11	SA_DQ63			

CRESTLINE-GP-U-NF

<< >> DDR_B_D[0..63] 15
 << >> DDR_B_BS[0..2] 15
 << >> DDR_B_DM[0..7] 15
 << >> DDR_B_DQS[0..7] 15
 << >> DDR_B_DQS#[0..7] 15
 << >> DDR_B_MA[0..14] 15

U56E 5 OF 10

DDR B D0	AP49	SB_DQ0	SB_BS0	AY17	DDR B BS0
DDR B D1	AR51	SB_DQ1	SB_BS1	BG18	DDR B BS1
DDR B D2	AW50	SB_DQ2	SB_BS2	BG36	DDR B BS2
DDR B D3	AW51	SB_DQ3			
DDR B D4	AN51	SB_DQ4	SB_CAS#	BE17	DDR B CAS#
DDR B D5	AN50	SB_DQ5			DDR_B_CAS# 15
DDR B D6	AV50	SB_DQ6		AR50	DDR B DM0
DDR B D7	AV49	SB_DQ7	SB_DM0	BD49	DDR B DM1
DDR B D8	BA50	SB_DQ8	SB_DM1	BK45	DDR B DM2
DDR B D9	BA49	SB_DQ9	SB_DM2	BL39	DDR B DM3
DDR B D10	BA49	SB_DQ10	SB_DM3	BH12	DDR B DM4
DDR B D11	BE50	SB_DQ11	SB_DM4	BJ7	DDR B DM5
DDR B D12	BA51	SB_DQ12	SB_DM5	BF3	DDR B DM6
DDR B D13	AY49	SB_DQ13	SB_DM6	AW2	DDR B DM7
DDR B D14	BE50	SB_DQ14	SB_DM7		
DDR B D15	BF49	SB_DQ15		AT50	DDR B DQS0
DDR B D16	BJ44	SB_DQ16	SB_DQ50	BD50	DDR B DQS1
DDR B D17	BJ44	SB_DQ17	SB_DQ51	BK46	DDR B DQS2
DDR B D18	BJ43	SB_DQ18	SB_DQ52	BK39	DDR B DQS3
DDR B D19	BL43	SB_DQ19	SB_DQ53	BJ12	DDR B DQS4
DDR B D20	BK47	SB_DQ20	SB_DQ54	BL7	DDR B DQS5
DDR B D21	BK49	SB_DQ21	SB_DQ55	BE2	DDR B DQS6
DDR B D22	BK43	SB_DQ22	SB_DQ56	AV2	DDR B DQS7
DDR B D23	BK42	SB_DQ23	SB_DQ57	AL150	DDR B DQS#0
DDR B D24	BJ41	SB_DQ24	SB_DQS#0	BC50	DDR B DQS#1
DDR B D25	BL41	SB_DQ25	SB_DQS#1	BL45	DDR B DQS#2
DDR B D26	BJ37	SB_DQ26	SB_DQS#2	BK38	DDR B DQS#3
DDR B D27	BJ36	SB_DQ27	SB_DQS#3	BK12	DDR B DQS#4
DDR B D28	BJ40	SB_DQ28	SB_DQS#4	BK7	DDR B DQS#5
DDR B D29	BJ40	SB_DQ29	SB_DQS#5	BE2	DDR B DQS#6
DDR B D30	BJ35	SB_DQ30	SB_DQS#6	AV3	DDR B DQS#7
DDR B D31	BK37	SB_DQ31	SB_DQS#7		
DDR B D32	BK13	SB_DQ32		BC18	DDR B MA0
DDR B D33	BE11	SB_DQ33	SB_MA0	BG28	DDR B MA1
DDR B D34	BK11	SB_DQ34	SB_MA1	BG25	DDR B MA2
DDR B D35	BC11	SB_DQ35	SB_MA2	AW17	DDR B MA3
DDR B D36	BC13	SB_DQ36	SB_MA3	BE25	DDR B MA4
DDR B D37	BE12	SB_DQ37	SB_MA4	BE25	DDR B MA5
DDR B D38	BC12	SB_DQ38	SB_MA5	BA29	DDR B MA6
DDR B D39	BG12	SB_DQ39	SB_MA6	BC28	DDR B MA7
DDR B D40	BJ10	SB_DQ40	SB_MA7	AY28	DDR B MA8
DDR B D41	BL9	SB_DQ41	SB_MA8	BD37	DDR B MA9
DDR B D42	BK5	SB_DQ42	SB_MA9	BG17	DDR B MA10
DDR B D43	BL5	SB_DQ43	SB_MA10	BE37	DDR B MA11
DDR B D44	BK9	SB_DQ44	SB_MA11	BA39	DDR B MA12
DDR B D45	BK10	SB_DQ45	SB_MA12	BG13	DDR B MA13
DDR B D46	BJ8	SB_DQ46	SB_MA13	BG13	DDR B MA14
DDR B D47	BJ6	SB_DQ47	SB_MA14	BE24	DDR B MA14
DDR B D48	BF4	SB_DQ48		AV16	DDR B RAS#
DDR B D49	BH5	SB_DQ49	SB_RAS#	AY18	SB_RCVEN#
DDR B D50	BG1	SB_DQ50			DDR_B_RAS# 15
DDR B D51	BC2	SB_DQ51			
DDR B D52	BK3	SB_DQ52	SB_WE#	BC17	DDR B WE#
DDR B D53	BE4	SB_DQ53			DDR_B_WE# 15
DDR B D54	BD3	SB_DQ54			
DDR B D55	BJ2	SB_DQ55			
DDR B D56	BA3	SB_DQ56			
DDR B D57	BB3	SB_DQ57			
DDR B D58	AR1	SB_DQ58			
DDR B D59	AT3	SB_DQ59			
DDR B D60	AY2	SB_DQ60			
DDR B D61	AY3	SB_DQ61			
DDR B D62	AL2	SB_DQ62			
DDR B D63	AT2	SB_DQ63			

CRESTLINE-GP-U-NF


<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRESTLINE(2/6)-DDR2 A/B CH**

Size A3 Document Number **Hawke-Intel** Rev **SA**

Date: Saturday, April 21, 2007 Sheet 9 of 55



Strap Pin Table

CFG[2:0] FSB Freq select	010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	Reserved
CFG7 (CPU Strap)	0 = Reserved 1 = Mobile CPU *
CFG8 (Low power PCIE)	0 = Normal mode 1 = Low Power mode *
CFG9 (PCIE Graphics Lane Reversal)	0 = Reverse Lane 1 = Normal Operation *
CFG[11:10]	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation (Default)*
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disable 1 = Enable *
CFG[18:17]	Reversed
SDVO_CTRLDATA	0 = No SDVO Device Present * 1 = SDVO Device Present
CFG19(DMI Lane Reversal)	0 = Normal Operation * (Lane number in Order) 1 = Reverse lane
CFG20(PCIE/SDVO consurrent)	0 = Only PCIE or SDVO is operational * 1 = PCIE/SDVO are operating simu.

U56I 9 OF 10

A13	VSS	VSS	AW24
A15	VSS	VSS	AW29
A17	VSS	VSS	AW32
A24	VSS	VSS	AW5
AA21	VSS	VSS	AW7
AA24	VSS	VSS	AY10
AA29	VSS	VSS	AY24
AB20	VSS	VSS	AY37
AB23	VSS	VSS	AY42
AB26	VSS	VSS	AY43
AB28	VSS	VSS	AY45
AB31	VSS	VSS	AY47
AC10	VSS	VSS	AY50
AC13	VSS	VSS	B10
AC3	VSS	VSS	B20
AC39	VSS	VSS	B24
AC43	VSS	VSS	B29
AC47	VSS	VSS	B30
AD1	VSS	VSS	B35
AD21	VSS	VSS	B38
AD26	VSS	VSS	B43
AD29	VSS	VSS	B46
AD3	VSS	VSS	B5
AD41	VSS	VSS	B8
AD45	VSS	VSS	BA1
AD49	VSS	VSS	BA17
AD5	VSS	VSS	BA18
AD50	VSS	VSS	BA2
AD8	VSS	VSS	BA24
AE10	VSS	VSS	BB12
AE14	VSS	VSS	BB25
AE6	VSS	VSS	BB40
AF20	VSS	VSS	BB44
AF23	VSS	VSS	BB49
AF24	VSS	VSS	BB8
AF31	VSS	VSS	BC16
AG2	VSS	VSS	BC24
AG38	VSS	VSS	BC25
AG43	VSS	VSS	BC36
AG47	VSS	VSS	BC40
AG50	VSS	VSS	BC51
AH3	VSS	VSS	BD13
AH40	VSS	VSS	BD2
AH41	VSS	VSS	BD28
AH7	VSS	VSS	BD45
AH9	VSS	VSS	BD48
AJ11	VSS	VSS	BD5
AJ13	VSS	VSS	BE1
AJ21	VSS	VSS	BE19
AJ24	VSS	VSS	BE23
AJ29	VSS	VSS	BE30
AJ32	VSS	VSS	BE42
AJ43	VSS	VSS	BE51
AJ45	VSS	VSS	BE8
AJ49	VSS	VSS	BF12
AK20	VSS	VSS	BF16
AK21	VSS	VSS	BF36
AK26	VSS	VSS	BG19
AK28	VSS	VSS	BG2
AK31	VSS	VSS	BG24
AK51	VSS	VSS	BG29
AL1	VSS	VSS	BG39
AM11	VSS	VSS	BG48
AM13	VSS	VSS	BG5
AM3	VSS	VSS	BG51
AM4	VSS	VSS	BH17
AM41	VSS	VSS	BH30
AM45	VSS	VSS	BH44
AN1	VSS	VSS	BH46
AN38	VSS	VSS	BH8
AN39	VSS	VSS	BJ11
AN43	VSS	VSS	BJ13
AN5	VSS	VSS	BJ38
AN7	VSS	VSS	BJ4
AP4	VSS	VSS	BJ42
AP48	VSS	VSS	BJ46
AP50	VSS	VSS	BK15
AR11	VSS	VSS	BK17
AR2	VSS	VSS	BK25
AR39	VSS	VSS	BK29
AR44	VSS	VSS	BK36
AR47	VSS	VSS	BK40
AR7	VSS	VSS	BK44
AT10	VSS	VSS	BK6
AT14	VSS	VSS	BK8
AT41	VSS	VSS	BL11
AT49	VSS	VSS	BL13
AU1	VSS	VSS	BL19
AU23	VSS	VSS	BL22
AU29	VSS	VSS	BL37
AU3	VSS	VSS	BL47
AU36	VSS	VSS	C12
AU49	VSS	VSS	C16
AU51	VSS	VSS	C19
AV39	VSS	VSS	C28
AV48	VSS	VSS	C29
AW1	VSS	VSS	C33
AW12	VSS	VSS	C36
AW16	VSS	VSS	C41

CRESTLINE-GP-U-NF

U56J10 OF 10

C46	VSS	VSS	W11
C50	VSS	VSS	W39
C7	VSS	VSS	W43
D13	VSS	VSS	W47
D24	VSS	VSS	W5
D3	VSS	VSS	W7
D32	VSS	VSS	Y13
D39	VSS	VSS	Y2
D45	VSS	VSS	Y41
D49	VSS	VSS	Y45
E10	VSS	VSS	Y49
E16	VSS	VSS	Y5
E24	VSS	VSS	Y50
E28	VSS	VSS	Y11
E32	VSS	VSS	P29
E47	VSS	VSS	T29
F19	VSS	VSS	T31
F36	VSS	VSS	T33
F4	VSS	VSS	R28
F40	VSS		
F50	VSS		
G1	VSS		
G13	VSS		
G16	VSS	VSS	AA32
G19	VSS	VSS	AB32
G24	VSS	VSS	AD32
G28	VSS	VSS	AF28
G29	VSS	VSS	AF29
G33	VSS	VSS	AT27
G42	VSS	VSS	AV25
G45	VSS	VSS	HS0
G48	VSS		
G8	VSS		
H24	VSS		
H28	VSS		
H4	VSS		
H45	VSS		
J11	VSS		
J16	VSS		
J2	VSS		
J24	VSS		
J28	VSS		
J33	VSS		
J35	VSS		
J39	VSS		
K12	VSS		
K47	VSS		
K8	VSS		
L1	VSS		
L17	VSS		
L20	VSS		
L24	VSS		
L28	VSS		
L3	VSS		
L33	VSS		
L49	VSS		
M28	VSS		
M42	VSS		
M46	VSS		
M49	VSS		
M5	VSS		
M50	VSS		
M9	VSS		
N11	VSS		
N14	VSS		
N17	VSS		
N29	VSS		
N32	VSS		
N36	VSS		
N39	VSS		
N44	VSS		
N49	VSS		
N7	VSS		
P19	VSS		
P2	VSS		
P23	VSS		
P3	VSS		
P50	VSS		
R49	VSS		
T39	VSS		
T43	VSS		
T47	VSS		
U41	VSS		
U45	VSS		
U50	VSS		
V2	VSS		
V3	VSS		

VSS

CRESTLINE-GP-U-NF


<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title		
CRESTLINE(6/6)-PWR/GND		
Size	Document Number	Rev
A3	Hawke-Intel	SA
Date:	Saturday, April 21, 2007	Sheet 13 of 55

9 DDR_A_DQS#[0..7] <<<<
 9 DDR_A_D[0..63] <<<<
 9 DDR_A_DM[0..7] <<<<
 9 DDR_A_DQS#[0..7] <<<<
 9 DDR_A_MA[0..14] <<<<
 9 DDR_A_BS[0..2] <<<<

Layout Note:
Place near DM1





Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS




change to 8P4R



Layout Note:
Place these resistors closely DM1, all trace length Max=1.5"




DDR_A_MA0	102	DM2
DDR_A_MA1	101	A0
DDR_A_MA2	100	A1
DDR_A_MA3	99	A2
DDR_A_MA4	98	A4
DDR_A_MA5	97	A5
DDR_A_MA6	94	A6
DDR_A_MA7	92	A7
DDR_A_MA8	93	A8
DDR_A_MA9	91	A9
DDR_A_MA10	105	A10/PA0
DDR_A_MA11	90	A11
DDR_A_MA12	89	A12
DDR_A_MA13	116	A13
DDR_A_MA14	86	A14
DDR_A_BS2	84	A15
DDR_A_BS1	85	A16/BA2
DDR_A_D0	5	D00
DDR_A_D1	7	D01
DDR_A_D2	17	D02
DDR_A_D3	19	D03
DDR_A_D4	4	D04
DDR_A_D5	6	D05
DDR_A_D6	14	D06
DDR_A_D7	16	D07
DDR_A_D8	23	D08
DDR_A_D9	25	D09
DDR_A_D10	35	D10
DDR_A_D11	37	D11
DDR_A_D12	22	D12
DDR_A_D13	20	D13
DDR_A_D14	36	D14
DDR_A_D15	38	D15
DDR_A_D16	43	D16
DDR_A_D17	45	D17
DDR_A_D18	55	D18
DDR_A_D19	57	D19
DDR_A_D20	44	D20
DDR_A_D21	46	D21
DDR_A_D22	56	D22
DDR_A_D23	58	D23
DDR_A_D24	61	D24
DDR_A_D25	63	D25
DDR_A_D26	73	D26
DDR_A_D27	75	D27
DDR_A_D28	62	D28
DDR_A_D29	64	D29
DDR_A_D30	74	D30
DDR_A_D31	76	D31
DDR_A_D32	123	D32
DDR_A_D33	125	D33
DDR_A_D34	135	D34
DDR_A_D35	137	D35
DDR_A_D36	124	D36
DDR_A_D37	136	D37
DDR_A_D38	134	D38
DDR_A_D39	136	D39
DDR_A_D40	141	D40
DDR_A_D41	143	D41
DDR_A_D42	151	D42
DDR_A_D43	153	D43
DDR_A_D44	140	D44
DDR_A_D45	142	D45
DDR_A_D46	152	D46
DDR_A_D47	154	D47
DDR_A_D48	157	D48
DDR_A_D49	159	D49
DDR_A_D50	173	D50
DDR_A_D51	175	D51
DDR_A_D52	158	D52
DDR_A_D53	160	D53
DDR_A_D54	174	D54
DDR_A_D55	176	D55
DDR_A_D56	179	D56
DDR_A_D57	181	D57
DDR_A_D58	189	D58
DDR_A_D59	191	D59
DDR_A_D60	180	D60
DDR_A_D61	182	D61
DDR_A_D62	192	D62
DDR_A_D63	194	D63
DDR_A_DQS#0	11	/DQS0
DDR_A_DQS#1	29	/DQS1
DDR_A_DQS#2	49	/DQS2
DDR_A_DQS#3	58	/DQS3
DDR_A_DQS#4	129	/DQS4
DDR_A_DQS#5	146	/DQS5
DDR_A_DQS#6	167	/DQS6
DDR_A_DQS#7	186	/DQS7
DDR_A_DQS#0	13	DO50
DDR_A_DQS#1	31	DO51
DDR_A_DQS#2	51	DO52
DDR_A_DQS#3	70	DO53
DDR_A_DQS#4	131	DO54
DDR_A_DQS#5	148	DO55
DDR_A_DQS#6	169	DO56
DDR_A_DQS#7	188	DO57
DDR_A_DQS#0	114	ODT0
DDR_A_DQS#1	119	ODT1
DDR_A_DQS#0	1	VREF
DDR_A_DQS#0	2	VSS
DDR_A_DQS#0	201	GND




HDMI I/F & CONNECTOR




HDMI CONN




<Core Design>

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
HDMI		
Size A3	Document Number	Rev
	Hawke-Intel	SA
Date: Saturday, April 21, 2007	Sheet 16	of 55



CRT I/F & CONNECTOR



Layout Note:
 Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



Hsync & Vsync level shift




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT Connector**



Size A3 Document Number: **Hawke-Intel** Rev: **SA**

Date: Saturday, April 21, 2007 Sheet 17 of 55



Will change to 40pin connector.
Need to add detect pin.
Wait for 40pin pin-definition.


CAMERA Power




Populate R394 for DPST implementation only.

Populate R385 for platform without DPST support. No Stuff for Discrete DPST support due to back up plan.


INVERTER POWER





Mic Power





LCD POWER




Place near connector CAMERA1.





0921 P/N CHANGE TO 71.0ICH8.M08


A16 swap override Strap	
PCI_GNT3#	Low= A16 swap override Enable High= Default *




ICH8-Strap PIN


BOOT BIOS Strap		
PCI_GNT#0 (R166)	SPI_CS#1 (R167)	BOOT BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC

A16 swap override strap	
PCI_GNT#3 (R168)	low = A16 swap override enable high = default







SATA HD Connector




CD-ROM Connector



To Left I/O Board



USB POWER




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HD/CDROM/Left I/O**

Size A3	Document Number	Rev
	Hawke-Intel	SA



Date: Saturday, April 21, 2007 Sheet 23 of 55




2 OF 2

10	VCC_PCI3V
20	VCC_PCI3V
27	VCC_PCI3V
32	VCC_PCI3V
41	VCC_PCI3V
128	VCC_PCI3V
61	VCC_RIN
16	VCC_ROUT
34	VCC_ROUT
64	VCC_ROUT
114	VCC_ROUT
120	VCC_ROUT
125	AD31
126	AD30
127	AD29
1	AD28
2	AD27
3	AD26
5	AD25
6	AD24
9	AD24
11	AD23
12	AD22
14	AD20
15	AD19
17	AD18
18	AD17
19	AD16
36	AD15
37	AD14
38	AD13
39	AD12
40	AD11
42	AD10
43	AD10
44	AD9
46	AD7
47	AD6
48	AD5
49	AD4
50	AD3
51	AD2
52	AD1
53	AD0
33	PAR
7	C/BE#3
21	C/BE#2
35	C/BE#1
45	C/BE#0
8	IDSEL
124	REQ#
123	GNT#
23	FRAME#
24	IRDY#
25	TRDY#
26	DEVSEL#
29	STOP#
30	PERR#
31	SERR#
71	GBRST#
119	PCIRST#
121	PCICLK
70	PME#
117	CLKRUN#
75	R5C833-GP

1394 : INTA#
4in1 : INTB#



	R289	R274	R278	R280	R281	R282	C394	C398
88E8039	DY	1.91K	49.9	49.9	49.9	49.9	0.01u	0.01u
88E8040	4.7K	2K	DY	DY	DY	DY	DY	DY



Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



LAN MARVELL

Size A3 Document Number **Hawke-Intel** Rev **SA**


Date: Saturday, April 21, 2007 Sheet 26 of 55

RJ45 Connector

10/100M Lan Transformer




- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.






Yellow LED:TX/RX
Orange LED:Speed 100
Green LED:Speed 10

NEWCARD Connector

Place them Near to Chip




Place them Near to Connector



Test circuit
Use Card and No Card

+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title LAN connector/NEW CARD		
Size A3	Document Number Hawke-Intel	Rev SA
Date: Saturday, April 21, 2007	Sheet 27	of 55

Mini Card Connector 2(802.11a/b/g)





<Core Design>



 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
MINI CARD CONN 1		
Size A3	Document Number Hawke-Intel	Rev SA
Date: Saturday, April 21, 2007		
Sheet		55

Mini Card Connector

Mini Card Connector 2(WWAN)



Mini Card Connector 3(Robson/BT)









緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: MINI CARD CONN 2 & 3


Size A3 | Document Number: Hawke-Intel | Rev: SA

Date: Saturday, April 21, 2007 | Sheet 29 of 55







Azalia I/F EMI




Azalia I/F EMI



MIC IN



Internal Microphone




Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


AUDIO CODEC STAC9228

Sheet 31 of 55


Date: Saturday, April 21, 2007





Speaker




LINE1 OUT



LINE2 OUT





GAIN SETTING



GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

Signal inverter for speaker shutdown




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO AMP/SPEAKER**

Size A3 Document Number: **Hawke-Intel** Rev: **SA**

Date: Saturday, April 21, 2007 Sheet 32 of 55



WPC8763L STRAP PIN


JENO (Pin 24)	JENK (Pin 53)	Functionality of Pins 17, 20, 21, 23 25, 27	Functionality of Pins 47, 48, 50, 51, 52
NO PD RES	NO PD	GPIO Port	Keyboard Scan
10K PD	NO PD	JTAG signals	Keyboard Scan
NO PD	10K PD	GPIO Port	JTAG signals

TRIS#(Pin 110) TRI-STATE

Forces the device to float all its output and I/O pins, if an external 10 KΩ pull-down resistor is connected.


BADDR1-0 (PIN 111, 112) I/O Base Address.

10KΩ external pull-down resistor on BADDR1: Core defined



SHBM PIPN83 Shared Host BIOS Memory.

HIGH:NO SHARED(internal resistor)
LOW:SHARED BIOS memory.






FOR THERMAL AND VOLUME CONTROL
THERMAL----->




Need to define GPIO.

- <<< PCIE_WAKE# 26,27,28,29
- <<< CH_PCIE_WAKE# 21
- >>> PWL_BTN_LED 34
- >>> INST_ON_LED 34
- >>> USB_SLEW_ENH 23,34
- <<< PANEL_BKEN 50
- <<< PWR_BTN_DET# 34
- <<< SNIFFER_DET# 30
- <<< GFX_CORE_PWRGD 53
- <<< CPPE# 27
- <<< THERMTRIP_VGA# 50
- <<< PERFORMANCE_SW# 30





Need to Add LVDS Cable Detect





MB VERSION ID		
	VER0	VER1
SA	0	0
SB	0	1
SC	1	0
SD	1	1



- ADIA:to Charger
- ACDC_ID:from Adapter Conn
- KBC_PWRBTN#:from power button
- BAT_IN#:from Battery Conn
- DC_BATFULL#:for Battery charge LED 1
- WLAN_TEST#:for WKS test WLAN LED
- AD_OFF:enable AC adapter power source
- CHARGE_LED#:for Battery charge LED 2
- WLAN/BT_BTN#:from Wlan on/off button
- GMCH_BL_ON:Sense The Backlight On/Off Status from VGA Chip
- WIRELESS_EN:Disable/Enable Wireless Module
- BLUETOOTH_EN:Disable/Enable bluetooth
- USB_PWR_EN#:to on/off USB power switch
- CCD_ON:Webcam power on/off
- AC_IN#:From Charge</



To Right I/O Board




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **Right I/O/ Power Dash**

Size: A3 | Document Number: **Hawke-Intel** | Rev: **SA**

Date: Saturday, April 21, 2007 | Sheet 34 of 55



Internal Keyboard Connector




LED NAME ACTIVE SIGNAL

Power Button LED	PWR_BTN_LED	*
Instant Power Button LED	INST_ON_LED	*
WLAN LED	WLAN_LED_TEST (from KBC) WLAN_LED# (from Mini)	
Bluetooth LED	BT_ACT_WPAN# (from Mini) BT_ACT_K# (from BT)	
NUM LED	NUM_LED (from KBC)	
SCRCLK LED	SCRCLK_LED (from KBC)	
CAPS LED	CAP_LED (from KBC)	


Main Board

Power & Suspend LED	PWRLED (from KBC)
HDD LED	SATA_LED# (from ICH)
Battery LED	BATFULL_LED (from KBC) CHARGE_LED (from KBC)


TouchPad Connector




Power & Suspend LED



Battery LED



HDD LED



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **Keyboard/Touchpad**

Size: A3 | Document Number: **Hawke-Intel** | Rev: **SA**


Date: Saturday, April 21, 2007 | Sheet: 36 of 55

Adapter In




23 JACK_PSID_2 <<<>>



This cap should be used only as last resort for EMI suppression.




Batt Connector



<Core Design>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
AD/BATT CONN		
Size A3	Document Number Hawke-Intel	Rev SA
Date: Saturday, April 21, 2007		
Sheet 37		of 55




Adaptor In Soft-Start Circuit

SA:0328 Change Charger

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

CHARGER MAX8731		
Title	Document Number	Rev
A3	Hawke-Intel	SA
Date: Saturday, April 21, 2007	Sheet 38 of 55	



HS:
 Rds(on)=23mohm ~ 30mohm
 Qg= 8.7 ~ 13nC
 Id=6.5A @25degree C
 Vgs(th)=0.8V,1.8V
 Rg= 0.5 , 1.4 , 2.2ohm

LS:
 Rds(on)=15mohm ~ 18mohm
 Qg= 12nC
 Id=9.1A
 Vgs(th)=1.5V,1.8V,2.4V
 Rg= 2.4 ~ 3.6ohm

HS:
 Rds(on)=23mohm ~ 30mohm
 Qg= 8.7 ~ 13nC
 Id=6.5A @25degree C
 Vgs(th)=0.8V,1.8V
 Rg= 0.5 , 1.4 , 2.2ohm

LS:
 Rds(on)=15mohm ~ 18mohm
 Qg= 12nC
 Id=9.1A
 Vgs(th)=1.5V,1.8V,2.4V
 Rg= 2.4 ~ 3.6ohm

Iout =6A
 OCP < 12A

Iout = 5A
 OCP < 10A

Close to Output Cap

Choke :
 Cyntec 6.5mm*6.9mm*3.0mm
 PCMC063T-3R3MN
 Idc=6A , Isat=13.5A
 DCR=28~30mohm

Close to Output Cap

Choke :
 Cyntec 6.5mm*6.9mm*3.0mm
 PCMC063T-3R3MN
 Idc=6A , Isat=13.5A
 DCR=28~30mohm

$V_{out} = 1V \cdot (R1 + R2) / R2$

	GND	VREF2	FLOA1	VSFILF
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1	280k/CH1	220k/CH1	180k/CH1
	580k/CH2	430k/CH2	330k/CH2	2870k/CH2
VFB1	N/A	not use	ADJ.	Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1, EN2	Switcher OFF	not use	Switcher ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC to DC 3.3V & 5V**

Size: Custom Document Number: **Hawke-Intel** Rev: **SA**

Date: Saturday, April 21, 2007 Sheet 39 of 55

Place close to phase 1 choke


5 CPU_PROCHOT#



If NTC=330Kohm, R10=8.66K

6 CPU_VID[0..6]


When test without cpu, R33 & R34 change to 0 ohms


Place close to phase 1 choke





If VCC_SENSE and VSS_SENSE pins have pulled resistors to VCC_CORE_S0
 ==> Remove R44/R45/R46/R47.





Design Current = 19A
 OCP design < 29A

HS:
 Rds(on)=9.2mohm ~ 11.4mohm
 Qg= 11.5 ~ 17nC
 Id=13.1A @25 degree C
 Vgs(th)=1.5V, 1.5
 Rg= 3.2ohm

Choke:
 Cyttec 1.0u 10.0mm x 11.5mm x 4.0mm
 PCMC104T-R88MN
 Idc=20A , Isat=38A
 DCR = 2.7 ~ 3mohm

LS:
 Rds(on)=4.3mohm ~ 5mohm
 Qg= 22nC ~39
 Id=20A@25degree C
 Vgs(th)=1.5V, 1.9V, 2.5V
 Rg= 1.3 ohm



O/P cap: 220U 2.5V 2R5TPE220MF 15mOhm 3.1Arms

$$V_{out} = 0.75V * (R1 + R2) / R2$$



<Variant Name>

緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
DC/DC 1D8V(ISL6268)	
Size A3	Document Number Hawke-Intel SA
Date: Saturday, April 21, 2007	Sheet 43 of 55

1D5V_SB



SSID = PWR.Plane.Regulator_0.9V




<Variant Name>


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC to DC 1D5V / 0D9V /1D25V**

Size A3	Document Number	Rev SA
Date: Saturday, April 21, 2007		Sheet 44 of 55



Run Power



21,26,33,39,42,44,53 PM_S_P_S3# >>>

Change this circuit same as Biwa and Godzilla.

















<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PWRPLANE&RESETLOGIC**

Size A3	Document Number	Rev
	Hawke-Intel	SA

Date: Saturday, April 21, 2007 Sheet 45 of 55




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MISC**

Size A3	Document Number: HWK-Intel	Rev: SA
Date: Saturday, April 21, 2007	Sheet 46 of 55	




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		VGA-LVDS/TV/CRT (3/3)	
Size A3	Document Number	Hawke-Intel	
Date: Saturday, April 21, 2007	Sheet 50	of	55

stuff R423 and R426 for G72
stuff R413 and R419 for NB8P




HYNIX: 72.51232.A0U
 Samsung: 72.45232.A0U

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

VRAM (1/2)		
Title		
Size A3	Document Number	Rev
	Hawke-Intel	SA
Date: Saturday, April 21, 2007		
Sheet	51	of 55



HYNIX: 72.51232.A0U
 Samsung: 72.45232.A0U


<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM (2/2)**

Size: A3 Document Number: **Hawke-Intel** Rev: **SA**

Date: Saturday, April 21, 2007 Sheet 52 of 55



Design Current = 12.4A
 OCP design < 18A
 VGA_CORE = 1.05V

HS:
 Rds(on)=9.6mohm ~ 12mohm
 Qg= 12 ~ 16nC
 Id=10.7A
 Vgs(th)=1.2V, 2.5V
 Rg= 0.6 ~ 4.3ohm

LS:
 Rds(on)=5.9mohm ~ 7.25mohm
 Qg= 25 ~ 35nC
 Id=14.5A
 Vgs(th)=1V, 1.5V , 3V
 Rg= 1.6 ohm

f=400kHz, Ton resistor =150k

$$V_{out} = 0.75V * (R_{top} + R_{bottom}) / R_{bottom}$$

	R1	R2	R3	R4	Vout (V)
GFX_CORE_CNTRL NA	DY	DY	DY	16.5K	1.2V
GFX_CORE_CNTRL Low	15K	10K	17.8K to FET	DY	1.05V
GFX_CORE_CNTRL High	15K	10K	17.8K to GND	DY	1.1V

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.




Title: **DCDC VGA Core**

Size: A3 Document Number: **Hawke-Intel** Rev: **SA**


Date: Saturday, April 21, 2007 Sheet 53 of 55

ICH8 SMBus Block Diagram


KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/Audio Block Diagram**

Size B	Document Number	Rev SA
Date: Saturday, April 21, 2007	Sheet 55 of 55	

www.s-manuals.com