


GM6C MLK Optimus, Discrete & UMA

VER : 1A
PWA:
PWB:

_DIS ==> Discrete Only
_SW ==> Optimus Only
_UMA ==> UMA Only




Note:
HM65 does not support USB 6 & 7
HM65 does not support SATA 2 & 3

Table of Contents



PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-7	Sandy Bridge
8-14	PCH
15-16	DDRIII SO-DIMM(204P)
17-21	N12P-GE/N12P-GT
22-23	VRAM
24	LCD CONN
25	HDMI CONN
26	MINI DP CONN
27	Card Reader (JMB389)
28	SIO (ITE8502)
29	MINI-Card (WLAN/WPAN)
30	MINI-Card (WWAN)
31	LAN(RTL8111EL/RJ-45)
32	Right USB/ESATA
33	SATA (HDD & ODD)
34	TP / KEYBOARD
35	SWITCH / LED / T-Screen
36	FLASH / RTC/ RESET CIRCUIT
37	FAN / THERMAL
38	AUDIO CODEC
39	AUDIO AMP
40	Left USB/MMB CONN
41	BLANK
42	Charger (ISL88731)
43	CPU CORE(NCP6131S)
44	3V/5V (TPS51427A)
45	1.8V_RUN(RT8015DGQW)
46	1.5_DDR/0.75(RT8207A)
47	1.05V_VTT(VT358)
48	VCCSA(TPS51461)
49	VGA_N12x-dGFX(NCP3218MNR)
50	Run Power Switch
51	DCin & Batt
52	PAD & SCREW
53	SMBUS BLOCK
54	THERMAL MAP
55	Power Block Diagram
56	Power sequence Block
57	power sequence(DIS)
58	power sequence(UMA)
59	power sequence(OPTIMUS)

Power States


POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	24,30,45,46,47,48,49,50,51	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	08,11,29,30	RTC		S0~S5
+5V_ALW2	+5V	37,46,52,53	LARGE POWER	MAIN POWER	S0~S5
+5V_ALW	+5V	13,33,44,46,47,48,49,50,51,52	LARGE POWER	ALW_ON	S0~S5
+3.3V_ALW	+3.3V	29,30,35,36,37,42,44,45,46,47,51,52,53	8051 POWER	3.3V_ALW_ON	S0~S5
+5V_SUS	+5V	11,33,34,37,51,52	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	07,08,09,10,11,13,14,19,24,28,29,37,41,42,44,48,49,50,52	SLP_S5# CTRLD POWER	SUS_ON	
+1.5V_SUS	+1.5V	03,05,13,14,47,50,52	SODIMM POWER	SUS_ON	
+0.75V_DDR_VTT	+0.75V	13,14,47,52	SODIMM POWER	RUN_ON	
+5V_RUN	+5V	11,18,24,25,35,36,38,39,40,51,52	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30,31,32,33,35,37,38,39,40,41,42,46,51,52,60	SLP_S3# CTRLD POWER	RUN_ON	
+1.8V_RUN	+1.8V	05,11,44,52	SDVO POWER	RUN_ON	
+1.8V_RUN_GFX	+1.8V	17,18,21,22,44,52	VGA POWER	RUN_ON	
+1.5V_RUN	+1.5V	11,18,19,20,28,31,32,52	VGA POWER	RUN_ON	
+VCC_GFX_CORE	+0.9V~+1.2V	18,21,50	VGA POWER	RUN_ON	
+1.05V_PCH	+1.05V	08,09,11,15,48	PCH POWER	RUN_ON	
+VCC_CORE	+0.7V~+1.77V	05,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	24	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	35	MOD Power	MODC_EN	
+5V_HDD	+5V	35	HDD Power	HDDC_EN	
+1.1V_VTT	+1.1V	03,05,10,11,49,60	CPU POWER	RUN_ON	
+1.1V_GFX_PCIE	+1.1V	18,50	VGA POWER	GFX_ON	

GND PLANE	PAGE	DESCRIPTION
 GND	ALL	

Sandy Bridge Processor (DMI, PEG, FDI)




- DG (V0.5) P66:
- FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1] can be tied to GND (through 1K ±5% resistors); In addition, can be ganged together with one resistor [1K ±5% resistors].
 - If left as no connect, there is no functional impact, but power (~15mW) may be wasted.



Sandy Bridge Processor (CLK, MISC, JTAG)

WW31.MOW Page 5 (SNB_IVB# N.A at SNB EDS #27637 0.7v1)




	DIS	SW
Ra	NA	0 ohm
Rb	1K ohm	NA
Rc	1K ohm	NA


26.1 change to 25 ohm

shut down when asserted
Over 130 degree C will drive low


provide power management status (form PCH to CPU)




IN	OUT
L	L
H	High-Z




level shift for reset pin(07/12)




+1.5V_SUS keep DDR3_DRAMRST# high to avoid CPU_DRAMRST# low when into S3 (Because can't reset DRAM when into S3)



3/16 Change topology; Add AND gate based on DG rev0.9



Sandy Bridge Processor (DDR3)



Sandy Bridge Processor (POWER)

Power support 1x330uF close VCC input

CPU Core Power
SNB 45W:52A
470uF/4mohm x 4
22uF x 16
10uF x 10

CPU VTT
SNB 45W:8.5A
330uF/6mohm x 2
22uF x 12
22uF x 7 (Non-stuff)

CPU VGT
SNB 45W:21.5A
470uF/4mohm x 2
22uF x 12

POWER





Table listing pin names (VCC1-VCC100) and their corresponding power rail assignments (e.g., VCC1 to VCC100).



CPU VCCPL
SNB 45W:1.2A
330uF/7mohm x 1
10uF x 1
1uF x 2









Table listing power rail names (SENSE LINES, VREF, DDR3 - 1.5V RAILS, SA RAIL, MISC) and their corresponding pin assignments.



Quanta Computer Inc. PROJECT : GM6C MLK DIS Sandy Bridge 4/5. Includes document number, date, and revision information.







Cougar Point (DMI, FDI, PM)

U29C




On Die DSW VR Enable
High = Enable (Default)
Low = Disable

PCH Pull-high/low(CLG)



Cougar Point (HDA, JTAG, SATA)



PCH Strap Table



Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_RUN SPKR									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	PCI_GNT3# (11)									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <thead> <tr> <th>GNT1#</th> <th>GNT0#</th> <th>Boot Location</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>1</td> <td>SPI *</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </tbody> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	<p>Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]</p> BBS_BIT1 (11) BBS_BIT0
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SYNC	On-Die PLL VR Volatage Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	ICH_AZ_CODEC_SYNC 									
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	+3.3V_SUS ACZ_SDOOUT									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	+3.3V_SUS PLL_ODVR_EN (12)									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL PCH_INVRMEN									
DF_TVS	DMI and FDI Tx/Rx Termination Voltage	PWROK	weak pull-down 20kohm 0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	+1.8V_RUN DF_TVS (12)									

Quanta Computer Inc.
PROJECT : GM6C MLK DIS
 Size: Document Number: **Cougar Point 2/7** Rev: 1A
 Date: Friday, January 07, 2011 Sheet: 9 of 99



Cougar Point-M (PCI-E, SMBUS, CLK)

Note: Place TX DC blocking caps close to PCH.


U298



WLAN, WWAN, DIMM0, DIMM1, 3-axis fall sensor




Change as big package (UM9)






Quanta Computer Inc.
PROJECT : GM6C MLK DIS


Size Document Number
Cougar Point 3/7
 Date: Friday, January 07, 2011 Sheet 10 of 59 Rev 1A

Cougar Point (LVDS, DDI)



Cougar Point-M (PCI, USB, NVRAM)







Quanta Computer Inc.
PROJECT : GM6C MLK DIS


Size	Document Number	Rev	1A
Cougar Point 4/7		Date:	Friday, January 07, 2011
Date:	Friday, January 07, 2011	Sheet	11 of 99

Cougar Point (GPIO, VSS_NCTF, RSVD)



FDI TERMINATION VOLTAGE OVERRIDE


Low = Tx, Rx terminated to same voltage



DMI TERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

internal PD resistor 20K-ohm
To avoid voltage be divided,
please change GPIO36 PU resistor from
10K-ohm to 200K-ohm. (07/12)



Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable



Quanta Computer Inc.
PROJECT : GM6C MLK DIS

Size: Document Number: **Cougar Point 5/7** Rev: 1A




Date: Friday, January 07, 2011 Sheet: 12 of 59

COUGAR POINT (POWER)

Cougar Point-M (POWER)









IBEX PEAK-M (GND)





Quanta Computer Inc.
PROJECT : GM6C MLK DIS
Cougar Point 717

Size	Document Number	Rev
		1A
Date:	Friday, January 07, 2011	Sheet 14 of 59






DDR STD (DDR)






Quanta Computer Inc.
PROJECT : GM6C MLK DIS


Size	Document Number	Rev
	DDRIII SO-DIMM-0	1A
Date:	Friday, January 07, 2011	Sheet 15 of 59





power up sequence






NVVDD Maximum Settling Time



PEX_RST timing




GPU all PWROK



Quanta Computer Inc.
PROJECT : GM6C MLK DIS

Size	Document Number	Rev
	DGPU I/5 (PEG)	1A
Date:	Friday, January 07, 2011	Sheet 17 of 59



FBVDDQ
DG-05093-001 V02:Page 98
DA-05206_V04:Page 21
Scott-0710

FB DLLAVDD/FB PLLAVDD
DG-05093-001 V02:Page 100
DA-05206-001_V04: Page 22

FBA_DEBUG
PRD-05272-002_v01:Page 3

FB CAL PD VDDQ/FB CAL PU GND
DG-05093-001 V02:Page 94
FB_CAL_TERM_GND
DG-05093-001 V02:Page 94
40.2/F or 60.4/F dependent on GPU SKU


Quanta Computer Inc.


PROJECT : GM6C MLK DIS

Size Document Number Rev 1A

DGPU 2/5 (Memory)


Date: Friday, January 07, 2011 Sheet 18 of 99





Quanta Computer Inc.
PROJECT : GM6C MLK DIS

Size	Document Number	Rev	
	DGPU 3/5 (Display)	1A	
Date:	Friday, January 07, 2011	Sheet	19 of 59




	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0		
ROM_SO	NB10X	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM		X010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]		XXXX
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]		XXXX
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]		1110
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]		1111

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Quanta PN(Q buy)	Quanta PN(W buy)	Vendor PN
0x3(0011)	900MHz 512MB(64M*16) Samsung	AKD5LGH7500		K4W1G1646E-HC11
0x2(0010)	900MHz 512MB(64M*16) Hynix	AKD5LZWTW02		H5TQ1G63BFR-11C
0x6(0110)	900MHz 1GB(128M*16) Hynix	AKD5MGWTW00		H5TQ2G63BFR-11C
0x7(0111)	900MHz 1GB(128M*16) Samsung	AKD5MGWT500		K4W2G1646C-HC11

ROM_SI Strap Bit for RAM Mapping

	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111





STRAP2 ROM_SCLK




	PD	PU	PU	
N12P-GE (AJON12P0F02)	30K	15K	0xDF5	
N12P-GT (AJON12P0F03)	35K	15K	0xDF6	
N12P-GS (AJON12P0F04)	25K	15K	0xDF4	

GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI Raster Sync
12	IN	N/A	AC Power Detect Input
13	OUT	N/A	Power Supply Control
14	OUT	N/A	Power Supply Control
15	OUT	N/A	Hot plug detect for IFP link E
16	OUT	N/A	Programmable Fan Control
17	OUT	N/A	Reserved
19	OUT	N/A	Reserved
20	OUT	N/A	Hot plug detect for IFP link D
21	OUT	N/A	Reserved
22	OUT	N/A	Hot plug detect for IFP link F
23	OUT	N/A	SLI Swap Ready single
23	OUT	N/A	






31.56A




Quanta Computer Inc.
PROJECT : GM6C MLK DIS

Size	Document Number	Rev 1A
DGPU 5/5 (Power/Ground)		
Date:	Friday, January 07, 2011	Sheet 21 of 59

CHANNEL A: 256MB/512MB DDR3




CHANNEL B: 256MB/512MB DDR3



FBC_CLK Termination
DA-05093-001_V02:Page 96
R=160/F
Scott=0710




Placement has to be close to VRAM










NBS

PROJECT : TWH
Quanta Computer Inc.

Size Custom	Document Number DGPU Memory 2/2 (DDR3)	Rev 1A
Date: Friday, January 07, 2011	Sheet 23 of 59	




Address : A9H --Contrast
AAH --Backlight




EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB


SCLZ/SDAZ Low-level input/output Voltage
 CFG01:CFG00=0:0 VIL:<0.4V VOL:0.6V (Default)
 CGF01:CGF00=0:1 VIL:<0.36V VOL:0.55V
 CGF01:CGF00=1:0 VIL:<0.44V VOL:0.65V
 CGF01:CGF00=1:1 VIL:<0.36V VOL:0.6V




HDMI




Reserve for EMI and close to HDMI CONN




UMA change to 680ohm




change




DISPLAY PORT Re-driver







MINI DISPLAY PORT CONNECTOR





For Mini DP to HDMI and DVI dongle,
SINK(Pin13)=Low, the others is high.





MIDO[0..5] Single Skew
Should be smaller +/- 100 mil
for SDA3.Application




Needs close to Pin17: 12mil/<250mil
For AMD Platform only, Intel doesn't need to connect to PCH(Vendor)

Card Reader interface signal mapping


Pin	Default	SD / MMC	MS	XD
MDIO00	SD/MMC/MS/xD	SD D0	MS D0	XD D0
MDIO01		SD D1	MS D1	XD D1
MDIO02		SD D2	MS D2	XD D2
MDIO03		SD D3	MS D3	XD D3
MDIO04		SD CMD	MS BS	XD WE#
MDIO05		SD CLK	MS CLR	XD CE#
MDIO06		SD WP		XD WP#
MDIO07				XD CLE
MDIO08		MMC D4	MS D4	XD D4
MDIO09		MMC D5	MS D5	XD D5
MDIO10		MMC D6	MS D6	XD D6
MDIO11		MMC D7	MS D7	XD D7
MDIO12				XD RE#
MDIO13				XD R/B#
MDIO14				XD ALE
CR1_LEDN		SD LED#	MS LED#	XD LED#
CR1_PCTLN		SD PWR#	MS PWR#	XD PWR#
CR1_CD0		SD CD#	MS CD#	XD CD#
CR1_CD1				
CR1_CD2				

Quanta Computer Inc.
PROJECT : GM6C MLK DIS
Card Reader (JMB389)

Size	Document Number	Rev
Date: Friday, January 07, 2011	Sheet 27 of 59	1A







Layout Note: Place these caps close to ITE8502



Layout Note: Place PC169 close to ITE8502




BX1 leakage issue workaround circuit
 R96, C104 no stuff, R100 stuff
 BX2 will close it.
 R96, C104 stuff, R100 no stuff




Config_0	Config_1	GM6/GM6C	UMA	USB_BACK_EN#	BID1	GM6/GM6C
0	0	Optimum-GS	0	0	0	SSI (X00)
0	1	Optimum-GS	0	1	0	PT (X01)
1	0	Studio-Discrete	1	0	1	ST (X02)
1	1	Optimum-GS	1	1	1	QT (A00)
0	0		0	0	0	(A01)

Quanta Computer Inc.
PROJECT : GM6C MLK DIS
SIO (ITE8518)
 Date: Friday, January 07, 2011 Sheet 28 of 59





MiniCard WLAN connector







Support Dell BT375 (Little Stone) module (XPS) W TO B




MiniCard WWAN connector






9 VIA ON CHIP SET, FOOTPRINT UPDATE




RJ-45 Connector



Wait for Connector list to update


Check point:
 1. LOM_CLK_REQ# and PCIE_WAKE# needs to be pull up by PCH side
 2. PCIE_TX must have AC cap at PCH side

Isolate# is for power saving.
 It needs to pull low when system state in S3, S4, and S5.
 pull high when system at S0 state




ESATA + USB Conn + Power Share



UPI power switch



USB_BACK_EN# needs to be low when system S3 and S5 for USB charge





This pin connects to 3VALW ON POWER LOGIC



E-SATA Re-driver




Layout Note: Please put those on the same side of MB PCB




EC needs to drive CB0/CB1 pins to low when system S3/S5 and drive high when system S0.
 U49 PN and Footprint needs to double check
 R15 needs to be 49.9K_F if we use external resistors.

CB0	CB1	Function
0	0	Auto Detection active
1	1	USB Function only
(5V)-43.2K-(D-)-49.9K-GND (about 2.68V)		
(5V)-75.0K-(D+)-49.9K-GND (about 2.00V)		

SATA Connector.







3-axis Fall Sensor (HDD data protector)





DE351DL is ST vender for DELL Part Number
Vender PN: LIS302DLTR
Quanta PN: AL000302A00

ODD Connector




KEYBOARD CONNECTOR




Layout Note: 100P CAPS CLOSE TO JKB3


Key board illumination




Touch Screen Module




Battery status.





HDD activity LED.




Power button for Engineer




3V_ALW ON POWER LOGIC




For EC 4Mbit (512K Byte)




For PCH 32Mbit (4M Byte)



RTC BATTERY





iTPM ENABLE/DISABLE



TPM Function	R428
Enable	Mount
Disable	NC (Default)


RESET CIRCUIT

TBC 0628




Quanta Computer Inc.


PROJECT : GM6C MLK DIS




change



B should place close to GFX
A should place close to EMC2112




for UMA is NA



Q and D1 should place under CPU

C should place close to EMC2112




reserve HWPG only HW control (07/12)


Need to check with BIOS


ADDR_SEL
HIGH: 0101 110xb
OPN: 0111 101xb
GND: 0101 111xb

SHDN_SEL
HIGH: External Diode 2 Mode
OPN: AMD CPU/Diode Mode
GND: Intel Transistor Mode



OTP 85 degree C





Tied at one point only under the ALC665 or near the ALC665

Need close to ALC665

Close to pin 25

Analog Digital

JACK SENSE


Reserve for EMI

SPDIF Control


Quanta Computer Inc.
PROJECT : GM6C MLK DIS
Audio CODEC (ALC665)

Size	Document Number	Rev
		1A
Date:	Friday, January 07, 2011	Sheet 38 of 59


Main Speaker AMP






SUBWOOFER AMP



SUBWOOFER TEST




EAPD#	NB_MUTE#	TEST_WOOFER_EN	SPK_MUTE#	WOOFER_MUTE#
0	0	0	L	L
0	0	1	L	L
0	1	0	L	L
0	1	1	L	L
1	0	0	L	L
1	0	1	L(Disable SPK)	H(Test Woofers)
1	1	0	H(Test SPK)	L(Disable Woofer)
1	1	1	H	H





HDMI Switch


DIS and SW stuff
UMA no stuff





DIS and SW stuff
UMA no stuff



DIS and SW stuff
UMA no stuff






Adapter type	90W	130W
ADAPT_TRIP_SET	0	1
SETTING CURRENT	5.6A	7.6A




Reference	Discrete	UMA	Optimus
PR82	0(CS00002JB38)	NC	NC
PC91	0(CS00002JB38)	0.068U/16V(CH3683K1B09)	0.068U/16V(CH3683K1B09)
PC92	0(CS00002JB38)	1000P/50V(CH21006JB10)	1000P/50V(CH21006JB10)
PC212	0(CS00002JB38)	10P/50V(CH01006JB08)	10P/50V(CH01006JB08)
PR217	0(CS00002JB38)	NC	NC
PC216	0(CS00002JB38)	39P/50V(CH03906JB06)	39P/50V(CH03906JB06)
PC100	0(CS00002JB38)	1000P/50V(CH21006JB10)	1000P/50V(CH21006JB10)
PR224	0(CS00002JB38)	NC	NC
PR214	0(CS00002JB38)	24.3K/F(CS32432FB19)	24.3K/F(CS32432FB19)
PC223	0(CS00002JB38)	0.1U/10V(CH4102K1B03)	0.1U/10V(CH4102K1B03)

	UMA	Optimus
PC180, C612	470uF CH747RM8800	330uF CH733RM8831







$$VOUT = (1 + PR67/PR68) * 0.75$$

+1.5V_SUS
 Control IC: RT8207A
 H/S MOSFET: FDMOS7692 (Fairchild), Qg=11nC, Rds(on)=14mohm, PD=2.5W
 L/S MOSFET: FDMOS7670 (Fairchild), Qg=24nC, Rds(on)=5mohm, PD=2.5W
 Inductor: 0.56uH +/-20% 21A (ETQP4LR56WPC) (Panasonic), DCR=1.6mohm
 Output Cap: 2*330U 2.5V(20%,ESR15,7343,H1.9),ripple current 2700mA

VDDQ and VTT discharge control


MODE pin	Discharge mode
V5IN	No discharge
VDDQ	Tracking discharge
S4/GND	Non-tracking discharge

VDDQ output voltage selection

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	1.5V	VDDQSNS/2	DDR3
V5IN	1.8V	VDDQSNS/2	DDR2
FB Resistors	Adjusting	VDDQSNS/2	1.5V < VVDDQ < 3V

Outputs Management by S3, S5 control

State	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	On	On	On
S3	LO	HI	On	On	Off (Hi-Z)
S4/S5	LO	LO	On (discharge)	Off (discharge)	Off (discharge)



+VCCSA
 Thermal Design current: 4.2A
 Peak current: 6A

+VCCSA	VCCSA_VID
0.8V	High
0.9V	Low

N12P-GE:


GPU VID3	GPU VID2	GPU VID1
0.85V	1	0
0.95V	0	1
1.0V	0	0









N12P-GS:

GPU VID3	GPU VID2	GPU VID1
0.825V	1	0
0.975V	0	1
1.0V	0	0


	N12P-GS	N12P-GE
PR42	NC	0_DIS
PR178	0_DIS	NC

+VCC_GFX_CORE
 Fs=300K
 Current=21.81A
 OCP:52A










Reserve discharge path





Quanta Computer Inc.
PROJECT : GM6C MLK DIS

Size	Document Number	Rev
	Run Power Switch	1A
Date:	Friday, January 07, 2011	Sheet 50 of 50







 Quanta Computer Inc. PROJECT : GM6C MLK DIS		
Size	Document Number	Rev
	PAD & SCREW	1A
Date:	Friday, January 07, 2011	Sheet 52 of 59




Function	IC	SMBus Address
DDR3	DIMM0	A0
	DIMM1	A4
VGA	N11P	9E
Thermal IC	EMC2112	0011100xb
Charge IC	BQ24765RUVR	0x12
Battery	Battery	0x37
Fall Sensor	DE351DLTR	0101110xb
WLAN	WLAN Module	X
WWAN	WWAN Module	X




For Discrete Only




GM6C-MLK Power Design Block Diagram




OPTIMUS	UMA	DIS
(1)	(1)	(1) AC : DC_IN -> DC_IN_SS -> +PWR_SRC
(2)	(2)	(2) Bat : +VCHGR -> +PWR_SRC, +5V_ALW2, +3V_ALW_ON
(3)	(3)	(3) 3.3V_ALW_ON
(4)	(4)	(4) 3.3V_ALW
(5)	(5)	(5) ALW_ON
(6)	(6)	(6) +5V_ALW, +15V_ALW
(7)	(7)	(7) SUS_ON
(8)	(8)	(8) +5V_SUS, +3V_SUS
(9)	(9)	(9) +1.5V_SUS
(10)	(10)	(10) 1.5V_DDR_PWRGD
(11)	(11)	(11) RSMRST#
(12)	(12)	(12) AC_PRESENT
(13)	(13)	(13) SIO_PWRBTN#
(14)	(14)	(14) SIO_SLP_S3#
(15)	(15)	(15) SIO_SLP_S3#
(16)	(16)	(16) +1.5V_SUS_CPU
(17)	(17)	(17) RUN_ON
(18)	(18)	(18) +0.75V_DDR_VTT, +5V_RUN, +3.3V_RUN, +1.5V_RUN
(19)	(19)	(19) +1.8V_RUN
(20)	(20)	(20) +1.05V_VTT, +1.05V_VTT_PWRGD
(21)	(21)	(21) +VCCSA, VCCSA_PWRGD
(22)	(22)	(22) dGPU_PWR_EN
(23)	(23)	(23) +3.3V_GFX, +1.05V_GFX
(24)	(24)	(24) +VCC_GFX_CORE
(25)	(25)	(25) DGFX_VR_PWRGD
(26)	(26)	(26) +1.8V_GFX, +1.5V_GFX
(27)	(27)	(27) dGPU_PWROK
(28)	(28)	(28) HWPG
(29)	(29)	(29) IMVP_VR_ON
(30)	(30)	(30) +VCC_CORE, +VCC_IGPU_CORE
(31)	(31)	(31) EC_PWROK
(32)	(32)	(32) SYS_PWROK
(33)	(33)	(33) PM_DRAM_PWRGD
(34)	(34)	(34) CLK_CPU_BCLKM, CLK_CPU_BCLKP
(35)	(35)	(35) H_PWRGOOD
(36)	(36)	(36) PLTRST#(PCI_PLTRST#)




GM6C_MLK_DIS Power on Timing(BATTERY MODE)



GM6C_MLK_UMA Power on Timing(BATTERY MODE)



GM6C_MLK_OPTIMUS Power on Timing(BATTERY MODE)



www.s-manuals.com