



FM6 Hepburn Intel Discrete GFX

VER : 3A



Title		
Schematic Block Diagram1		
Size	Document Number	Rev
	FM6	3A
Date:	Thursday, January 03, 2008	Sheet 1 of 64


Table of Contents

PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-4	Merom
5-10	Crestline
11-14	ICH8M
15-16	DDRII SO-DIMM(200P)
17	Clock Generator
18-23	M82S
24	BLANK PAGE
25	BLANK PAGE
26	LCD CONN / HDMI CONN
27	CRT CONN
28	5C833/PCI
29	IEEE1394
30	Express/Card Reader
31	SIO (ITE8512)
32	FLASH / RTC
33	MINI-Card (WPAN, WWAN)
34	MINI-Card (WLAN)
35	USB
36	SATA (HDD & CD_ROM)
37	TP / KEYBOARD
38	SWITCH / LED
39	FAN / THERMAL
40	Azelia CODEC
41	AUDIO CONN
42	LAN (RTL8111B/8111C)
43	LAN RJ-45 / TRANSFORM
44	System Reset Circuit
45	Blank Page
46	Changer (MAX8731A)
47	Blank Page
48	1.05VCCP & 1.5VRUN
49	1.8VSUS & 0.9VTT
50	VGA_M82
51	CPU_ISL6266 (2PHASE)
52	MAX8744 (+5V,3.3V)
53	Run Power Switch
54	DCin & Batt
55	PAD & SCREW
56	EMI CAP
57	SMBUS BLOCK
58	Power Block Diagram

Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	4,26,32,34,46,48,49,50,51,52,56	MAIN POWER		S0-S5
+RTC_CELL	+3.0V~+3.3V	11,14,31,32	RTC		S0-S5
+3.3V_ALW	+3.3V	3,13,31,32,34,36,37,38,44,46,49,52,53,54	8051 POWER	ALWON	S0-S5
+5V_ALW	+5V	35,36,46,48,49,52,53,54	LCD/CHARGE POWER	ALWON	S0-S5
+5V_ALW2	+5V	37,38,52,53	LARGE POWER	+5V_ALW	S0-S5
+3.3V_LAN	+3.3V	42,43	LAN POWER	AUX_ON	
+5V_SUS	+5V	14,38,50,51,53	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	3,11,12,13,14,20,26,30,37,38,43,48,49,50,51,53	SLP_S5# CTRLD POWER	3.3V_SUS_ON	
+1.8V_SUS	+1.8V	6,8,9,15,48,49,50,53	SODIMM POWER	DDR_ON	
+0.9V_DDR_VTT	+0.9V	16,49,53	SODIMM POWER	0.9V_DDR_VTT_ON	
+5V_RUN	+5V	14,20,26,27,36,37,38,40,41,53	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	6,8,9,11,12,13,14,15,17,19,20,22,26,27,28,30,31,33,34,36,38,39,40,41,42,53,56	SLP_S3# CTRLD POWER	3.3V_RUN_ON	
+1.8V_RUN	+1.8V	19,20,21,22,23,38,53	SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	4,9,14,30,33,34,48,53,56	CALISTOGA/ICH8 POWER	1.5V_RUN_ON	
+1.2V_LOM	+1.25V	42	CALISTOGA/ICH8 POWER	1.25V_RUN_ON	
+1.1V_GFX_PCIE	+1.1V	21,50	VGA POWER	RUN_ON	
+1.05V_VCCP	+1.05V	3,4,5,6,8,9,11,14,48,56	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.77V	4,51,56	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	26	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	36	Module Power	MODC_EN#	
+5V_HDD	+5V	36	HDD Power	HDDC_EN#	

GND PLANE	PAGE	DESCRIPTION
⏚ 8731AGND	46	
⏚ AGND_0.9V	49	
⏚ AGND_DC/DC	52	
⏚ AGND_DC2	48	
⏚ AGND_DDR	49	
⏚ AGND_ISL6260	51	
⏚ GND	ALL	




**QUANTA
COMPUTER**


Title: Index & Power Status

Size	Document Number FM6	Rev 1A
------	------------------------	-----------

Date: Monday, December 31, 2007 Sheet 2 of 64




Voltage Level shift




For the purpose of testability, route these signals through a ground referenced Z0 = 55ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.

FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0



Comp0,2 connect with Zo=27.4ohm, Comp1,3 connect with Zo=55ohm, make those traces length shorter than 0.5". Trace should be at least 25 mils away from any other toggling signal.

Populate ITP700Flex for bringup









Layout Note: Place couple 0.1uF Decoupling caps with in 0.1" ITP connector.

Layout Note: Place R24, R25, R26, R27, R30, R84 close to CPU

ITP disable guidelines

Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VTT	Within 2.0" of the ITP
TMS	39 ohm +/- 5%	VTT	Within 2.0" of the ITP
TRST#	680 ohm +/- 5%	GND	Within 2.0" of the ITP
TCK	27 ohm +/- 5%	GND	Within 2.0" of the ITP
TDO	Open	VTT	Within 2.0" of the ITP
ITP_EN	R268 Depop	+3VRUN	Close to CK410M Pin8






QUANTA COMPUTER

Title: Merom Processor (POWER)

Size	Document Number	Rev
	FM6	3A


Date: Thursday, January 10, 2008 Sheet 4 of 64



HOST



Title Crestline (HOST)		
Size FM6	Document Number	Rev 3B
Date: Thursday, January 10, 2008	Sheet 5	of 64







Santa Rosa Platform MOW WW15
For 4Gb DRAM support,
change Pin-BJ29 to DDR_A_MA14,
change Pin-BE24 to DDR_B_MA14.


+3.3V_RUN
R120 1 2 10K PM_EXITTS#0
R118 1 2 10K PM_EXITTS#1

+1.05V_VCCP
R130 56
THERMTRIP MCH#

Layout Note:
Location of all MCH_CFG strap
resistors needs to be close to
minimize stub.




TMP 6		
CFG5	DMI X2 Select	Low=DMIx2 High=DMIx4(Default)
CFG9	PCI Express Graphic Lane	Low= Reverse Lane High=Normal operation
CFG16	FSB Dynamic ODT	Low=Dynamic ODT Disable High=Dynamic ODT Enable(default).
CFG19	DMI Lane Reversal	Low=Normal(default). High=Lane Reversed
CFG20	SDVO/PCIE Concurrent Operation	Low=Only SDVO or PCIeEx1 is operational (defaults) High=SDVO and PCIeEx1 are operating simultaneously via PEG port
SDVO_CTRL_DATA	SDVO Present	Low=No SDVO Device Present (default) High=SDVO Device Present





QUANTA COMPUTER

Title: **Crestline (VGA,DMI)**

Size:	Document Number: FM6	Rev: 3B
Date:	Thursday, January 10, 2008	Sheet: 6 of 64














TMP_6



TMP_6






Title		
Crestline (DDR2)		
Size	Document Number	Rev
FM6		3B
Date:	Monday, December 31, 2007	Sheet 7 of 64





QUANTA COMPUTER





Title: Crestline (VCC,NCTF)

Size: FM6	Document Number: FM6	Rev: 3B
Date: Thursday, January 10, 2008	Sheet: 8	of 64





Title Crestline (VSS)		
Size FM6	Document Number FM6	Rev 3B
Date: Monday, December 31, 2007	Sheet 10	of 64










ICH8M Internal VR Enable Strap
 (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)


ICH_INTVRMEN	Low = Internal VR Disabled
	High = Internal VR Enabled(Default)

ICH8M LAN100 SLP Strap
 (Internal VR for VccLAN1.05 and VccCL1.05)


ICH_LAN100_SLP	Low = Internal VR Disabled
	High = Internal VR Enabled(Default)




Place all series terms close to ICH8 except for SDIN input lines, which should be close to source. Placement of R317, R318, R286 & R287 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.






Distance between the ICH-8 M and cap on the "P" signal should be identical distance between the ICH-8 M and cap on the "N" signal for same pair.







Place within 500mil of ICH8 ball






Title		ICH8-M (CPU,IDE,SATA,LPC,AC97,LAN)	
Size	Document Number	Rev 3B	
	FM6		
Date:	Thursday, January 10, 2008	Sheet	11 of 64





Boot BIOS Strap			
	GNT0#	SPI_CS1#	
LPC	11	No stuff	No stuff
PCI	10	No stuff	Stuff
SPI	01	Stuff	No stuff

















NH82801HBM-SLA5Q-MM#888654
Short F2 and F3 at the package and keep length to less than 500mils. Trace Impedance should be 60ohms +/- 15%.



A16 away override strap.
SB_NB_PCIE_RST# Low = A16 swap override enabled. High = Default.



Title: ICH8-M (USB,DMI,PCIE,PCI)
Size: Document Number FM6 Rev 3B
Date: Thursday, January 10, 2008 Sheet 12 of 64




QUANTA COMPUTER

Title: ICH8-M (PM,GPIO,SMB,CL)

Size: Document Number FM6 Rev 3B

Date: Thursday, January 10, 2008 Sheet 13 of 64



Pin	Signal	Pin	Signal
A23	VSS1[001]	K7	VSS1[099]
A5	VSS1[002]	L1	VSS1[100]
AA2	VSS1[003]	L13	VSS1[101]
AA7	VSS1[004]	L15	VSS1[102]
A25	VSS1[005]	L26	VSS1[103]
AB1	VSS1[006]	L27	VSS1[104]
AB24	VSS1[007]	L4	VSS1[105]
AC11	VSS1[008]	L5	VSS1[106]
AC14	VSS1[009]	M12	VSS1[107]
AC25	VSS1[010]	M13	VSS1[108]
AC26	VSS1[011]	M14	VSS1[109]
AC27	VSS1[012]	M15	VSS1[110]
AD17	VSS1[013]	M16	VSS1[111]
AD20	VSS1[014]	M17	VSS1[112]
AD28	VSS1[015]	M23	VSS1[113]
AD29	VSS1[016]	M28	VSS1[114]
AD3	VSS1[017]	M29	VSS1[115]
AD4	VSS1[018]	M3	VSS1[116]
AD6	VSS1[019]	N1	VSS1[117]
AE1	VSS1[020]	N11	VSS1[118]
AE12	VSS1[021]	N12	VSS1[119]
AE2	VSS1[022]	N13	VSS1[120]
AE22	VSS1[023]	N14	VSS1[121]
AD1	VSS1[024]	N15	VSS1[122]
AE25	VSS1[025]	N16	VSS1[123]
AE5	VSS1[026]	N17	VSS1[124]
AE6	VSS1[027]	N18	VSS1[125]
AE9	VSS1[028]	N26	VSS1[126]
AF14	VSS1[029]	N27	VSS1[127]
AF16	VSS1[030]	N4	VSS1[128]
AF18	VSS1[031]	N5	VSS1[129]
AF3	VSS1[032]	N6	VSS1[130]
AF4	VSS1[033]	P12	VSS1[131]
AG5	VSS1[034]	P14	VSS1[132]
AG6	VSS1[035]	P15	VSS1[133]
AH10	VSS1[036]	P16	VSS1[134]
AH13	VSS1[037]	P17	VSS1[135]
AH16	VSS1[038]	P23	VSS1[136]
AH19	VSS1[039]	P28	VSS1[137]
AH2	VSS1[040]	P29	VSS1[138]
AE28	VSS1[041]	R11	VSS1[139]
AH22	VSS1[042]	R12	VSS1[140]
AH24	VSS1[043]	R13	VSS1[141]
AH26	VSS1[044]	R14	VSS1[142]
AH3	VSS1[045]	R15	VSS1[143]
AH4	VSS1[046]	R16	VSS1[144]
AJ5	VSS1[047]	R17	VSS1[145]
B11	VSS1[048]	R18	VSS1[146]
B14	VSS1[049]	R28	VSS1[147]
B17	VSS1[050]	R4	VSS1[148]
B2	VSS1[051]	T12	VSS1[149]
B20	VSS1[052]	T13	VSS1[150]
VCC3_3[08]	VSS1[053]	T14	VSS1[151]
B22	VSS1[054]	T15	VSS1[152]
B8	VSS1[055]	T16	VSS1[153]
C24	VSS1[056]	T17	VSS1[154]
C27	VSS1[057]	T2	VSS1[155]
C6	VSS1[058]	T12	VSS1[156]
C6	VSS1[059]	T12	VSS1[157]
D12	VSS1[060]	U13	VSS1[158]
D15	VSS1[061]	U14	VSS1[159]
D18	VSS1[062]	U15	VSS1[160]
D2	VSS1[063]	U16	VSS1[161]
D4	VSS1[064]	U17	VSS1[162]
E21	VSS1[065]	U23	VSS1[163]
E24	VSS1[066]	U26	VSS1[164]
E4	VSS1[067]	U27	VSS1[165]
E9	VSS1[068]	U3	VSS1[166]
F15	VSS1[069]	U5	VSS1[167]
E23	VSS1[070]	V13	VSS1[168]
F28	VSS1[071]	V15	VSS1[169]
F29	VSS1[072]	V28	VSS1[170]
F7	VSS1[073]	V29	VSS1[171]
G1	VSS1[074]	W2	VSS1[172]
E2	VSS1[075]	W26	VSS1[173]
G10	VSS1[076]	W27	VSS1[174]
G13	VSS1[077]	Y28	VSS1[175]
G19	VSS1[078]	Y29	VSS1[176]
G23	VSS1[079]	Y4	VSS1[177]
G25	VSS1[080]	Y4	VSS1[178]
G26	VSS1[081]	Y4	VSS1[179]
G27	VSS1[082]	Y4	VSS1[180]
H25	VSS1[083]	Y4	VSS1[181]
H28	VSS1[084]	Y4	VSS1[182]
H29	VSS1[085]	Y4	VSS1[183]
H3	VSS1[086]	Y4	VSS1[184]
H6	VSS1[087]	Y4	VSS1[185]
J1	VSS1[088]	Y4	VSS1[186]
J25	VSS1[089]	Y4	VSS1[187]
J26	VSS1[090]	Y4	VSS1[188]
J27	VSS1[091]	Y4	VSS1[189]
J4	VSS1[092]	Y4	VSS1[190]
J5	VSS1[093]	Y4	VSS1[191]
K23	VSS1[094]	Y4	VSS1[192]
K28	VSS1[095]	Y4	VSS1[193]
K29	VSS1[096]	Y4	VSS1[194]
K3	VSS1[097]	Y4	VSS1[195]
K6	VSS1[098]	Y4	VSS1[196]
VSS1[099]	VSS1[099]	A1	VSS1[099]
VSS1[100]	VSS1[100]	A2	VSS1[100]
VSS1[101]	VSS1[101]	A28	VSS1[101]
VSS1[102]	VSS1[102]	A29	VSS1[102]
VSS1[103]	VSS1[103]	AH1	VSS1[103]
VSS1[104]	VSS1[104]	AH29	VSS1[104]
VSS1[105]	VSS1[105]	AJ1	VSS1[105]
VSS1[106]	VSS1[106]	AJ2	VSS1[106]
VSS1[107]	VSS1[107]	AJ28	VSS1[107]
VSS1[108]	VSS1[108]	AJ29	VSS1[108]
VSS1[109]	VSS1[109]	B1	VSS1[109]
VSS1[110]	VSS1[110]	B29	VSS1[110]


NH82801HBM-SLA5Q-MM#88654

QUANTA
COMPUTER

Title: ICH8-M (POWER,GND)

Size	Document Number	Rev
	FM6	3B

Date: Thursday, January 10, 2008 Sheet 14 of 64





hexainf@hotmail.com
GRATUITO - FOR FREE

QUANTA COMPUTER

Title: **DDR2 SO-DIMM**

Size	Document Number	Rev
	FM6	3B

Date: Thursday, January 10, 2008 Sheet 15 of 64





**QUANTA
COMPUTER**

Title: **DDR2 RES. ARRAY**




Size	Document Number FM6	Rev 3B
------	------------------------	-----------

Date: Thursday, January 10, 2008 Sheet 16 of 64




Add capacitor pads for improving WWAN.




Only for debug



Silego need pull up but other?



These are for backdrive issue.



R188 POP: For Internal pull-low.
R191 POP: For internal pull-high.

FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

27M_SEL (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	96/100M_T	96/100M_C
1 = Disc. GRFX down	SRCT0	SRCC0	27Mout	27MSSout




6 PCIE_MTX_GRX_P[0..15]
6 PCIE_MTX_GRX_N[0..15]

6 PCIE_MRX_GTX_P[0..15]
6 PCIE_MRX_GTX_N[0..15]

U24A

PART 1 OF 6


P C I E - E X P R E S S I N T E R F A C E




17 CLK_PCIE_VGA
17 CLK_PCIE_VGA#



Calibration



SM BUS
NC_SMBCLK
NC_SMBDATA




M82-S



Title		VGA-M82-S (PCIe)
Size	Document Number	Rev
	FM6	1A
Date:	Thursday, January 10, 2008	Sheet 18 of 64








MEMORY APERTURE SIZE SELECT				
MEMORY SIZE	CFG3 GPIO9	CFG2 GPIO13	CFG1 GPIO12	CFG0 GPIO11
128MB	X	0	0	0
256MB	X	0	0	1
64MB	X	0	1	0
512MB	X	1	0	0

Memory Straps				
	RAM_CFG3	RAM_CFG2	RAM_CFG1	RAM_CFG0
400MHz 256MB(32M*16) Samsung	0	0	1	0
400MHz 256MB(32M*16) Hynix	0	0	1	1
500MHz 256MB(32M*16) Samsung	0	1	1	0
500MHz 256MB(32M*16) Qimonda	0	1	0	0



GPIO Straps table	DESCRIPTION OF DEFAULT SETTINGS	ATI Usage	FM6 Usage
GPIO0	PCIe FULL TX OUTPUT SWING	X	1
GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED	X	1
GPIO2	ATI reserved configuration straps.	RSVD	0
GPIO3	ATI reserved configuration straps.	RSVD	0
GPIO4	DEBUG SIGNALS MUXED OUT	0	0
GPIO5	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
GPIO6	ATI Internal use only	0	0
GPIO10	Serial ROM clock to ROM.	0	0

ATI Usage recommended settings: 0= DO NOT INSTALL RESISTOR, X = DESIGN DEPENDANT, RSVD = ATI RESERVED (DO NOT INSTALL)






QUANTA COMPUTER

File: VGA-G86GLM (VIDEO)

Size: Document Number FM6 Rev 1A

Date: Thursday, January 10, 2008 Sheet 19 of 64




QUANTA COMPUTER










File: VGA-M82-S (PCIe)

Size	Document Number	Rev
FM6		1A







Date: Thursday, January 10, 2008 Sheet 20 of 64



FOR M7x
INSTALL LVDDR TO +3.3V AND
LVDDC TO 1.8V
WITH SEPARATE FILTERS
DO NOT INSTALL STRAP RESISTOR
FOR M8x
INSTALL LVDDR AND LVDDC TO +1.8V
WITH THE ONE LVDDC FILTER
DO NOT INSTALL LVDDR FILTER
INSTALL STRAP RESISTOR






FOR M8x
INSTALL DPA_VDDR TO +1.1V AND
DPB_VDDR TO +1.1V
WITH SEPARATE FILTERS
DO NOT INSTALL STRAP RESISTOR
FOR M7x
INSTALL DPA_VDDR AND DPB_VDDR TO +1.8V
WITH THE ONE DPA_VDDR FILTER
DO NOT INSTALL DPB_VDDR FILTER
INSTALL STRAP RESISTOR




PLACE ALL DECOUPLING AS CLOSE TO ASIC AS POSSIBLE

**QUANTA
COMPUTER**

Title		VGA-M82-S (PCIe)
Size	Document Number	Rev
	FM6	1A
Date:	Thursday, January 10, 2008	Sheet 21 of 64




PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC




DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R

Spread Spectrum
If U4, the discrete spread spectrum chip is not used, then pop R48 in order to pull-down BXTALOUT for EMI reasons.




Remove MEM_RST

THERMAL MONITOR




File: VGA-M82-S (PCIe)		
Size	Document Number FM6	Rev 1A
Date:	Thursday, January 10, 2008	Sheet 22 of 64

GDDR2 32MX16 MEMORY



GPIO Straps table	DESCRIPTION OF DEFAULT SETTINGS	ATI Usage	FM6 Usage
GPIO0	PCIE FULL TX OUTPUT SWING	X	1
GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	1
GPIO2	ATI reserved configuration straps.	RSVD	0
GPIO3	ATI reserved configuration straps.	RSVD	0
GPIO4	DEBUG SIGNALS MUXED OUT	0	0
GPIO5	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
GPIO6	ATI Internal use only	0	0
GPIO10	Serial ROM clock to ROM.		0
ATI Usage recommended settings	0= DO NOT INSTALL RESISTOR, X = DESIGN DEPENDANT, RSVD = ATI RESERVED (DO NOT INSTALL)		

 QUANTA COMPUTER		
File: VGA-M82-S (PCIe)		
Size	Document Number FM6	Rev 1A
Date:	Monday, December 31, 2007	Sheet 24 of 64

5

4

3

2

1

D

D

C


C

B

B

A

A

 QUANTA COMPUTER		
Title: VGA-M82-S (PCIe)		
Size	Document Number	Rev
	FM6	1A
Date: Monday, December 31, 2007		Sheet 25 of 64


6

4


3

2


1



Support the new imbedded diagnostics.




Address : A9H --Contrast
AAH --Backlight




UMA
Populate R355 for DPST implementation only.
Populate R353 for platform without DPST support. No Stuff for Discrete DPST support due to back up plan.


Shunt capacitors on LVDS for improving WWAN.



LCD B0-	C477	1	2	*3.3P_NC	50	LCD B0+
LCD B1-	C481	1	2	*3.3P_NC	50	LCD B1+
LCD B2-	C476	1	2	*3.3P_NC	50	LCD B2+
LCD A0-	C3	1	2	*3.3P_NC	50	LCD A0+
LCD A1-	C471	1	2	*3.3P_NC	50	LCD A1+
LCD A2-	C2	1	2	*3.3P_NC	50	LCD A2+





拿掉??? (0827)



0109.16

HDMI


HDMI_TX2+	C490	0.1U/10V/X7R	HDMI_TX2+ R
HDMI_TX2-	C491	0.1U/10V/X7R	HDMI_TX2- R
HDMI_TX1+	C489	0.1U/10V/X7R	HDMI_TX1+ R
HDMI_TX1-	C488	0.1U/10V/X7R	HDMI_TX1- R
HDMI_TX0+	C479	0.1U/10V/X7R	HDMI_TX0+ R
HDMI_TX0-	C482	0.1U/10V/X7R	HDMI_TX0- R
HDMI_CLK+	C486	0.1U/10V/X7R	HDMI_CLK+ R
HDMI_CLK-	C485	0.1U/10V/X7R	HDMI_CLK- R






1029.6






Title		
LCD CONN & CK-SSCD		
Size	Document Number	Rev
FM6		1A
Date:	Friday, January 11, 2008	Sheet 26 of 64





Title		CRT&TV CONN
Size	Document Number	Rev
	FM6	1A
Date:	Thursday, January 10, 2008	Sheet 27 of 64



Place the power caps close to the relation pins.



PCI / OTHER








QUANTA COMPUTER



Title: 5 IN 1 CONTROLLER

Size: Document Number FM6 Rev 1A

Date: Thursday, January 10, 2008 Sheet 28 of 64














*TPAOP/TPAON, TPBOP/TPBON pair trace : As close as possible.
 *TPAOP/TPAON, TPBOP/TPBON pair trace : Same length electrically.
 *Termination resistor for TPA+/- TPB+/- : As close as possible to its cable driver (device pin out).







Move to IO board.(0808)

Express Card



Please the cap near pin 12 & 14 (1.5VIN).
 Please the cap near pin 2 & 4 (3.3VIN).
 Please the cap near pin 17 (AUXIN).
 Please the cap near pin 15 (3.3VOUT).
 Please the cap near pin 3 & 5 (3.3VOUT).
 Please the cap near pin 11 & 13 (1.5VOUT).




QUANTA COMPUTER

Title: ExpressCard/SmartCard



Size	Document Number	Rev
FM6		1A

Date: Friday, January 11, 2008 Sheet 30 of 64








Place these caps close to ITE8512.

Charge and BAT
CLK, LCD and Thermal
G_Thermal and Media button



hexainf@hotmail.com
 GRATUITO - FOR FREE



ITE8512E LQFP-128L

KEYBOARD

ADC/DAC

PWM

LPC









IR/UART

SMBUS







LPC/FW/FW FLASH

EGPC

GPIO




ITE8512E LQFP128-16X16-4-FX2




CHIPSET_ID1	BID1	USB_BACK_EN#	FM6B(UMA)	FM6(Dis)
0	0	0	SSI (X00)	SSI (X00)
0	0	1	PT (X01)	PT (X01)
0	1	0	ST (X02)	ST (X02)
0	1	1	QT (A00)	QT (A00)
0	0	0	(A01)	(A01)
0	0	1		



16Mbit (2M Byte), SPI





RTC BATTERY






Title		
Ultra I/O Controller ECE5028		
Size	Document Number	Rev
	FM6	1A
Date:	Thursday, January 10, 2008	Sheet 32 of 64




MiniCard Robson, BT. UWB connector




MiniCard WWAN connector



Layout Note:
R435 and R436
close to choke
as possible to
minimize stubs.



Place caps close to
connector.




Place as close as possible to JMINI connector

hexainf@hotmail.com







GRATUITO - FOR FREE




Title MINI-PCI			Rev 1A
Size FM6	Document Number		
Date: Thursday, January 10, 2008	Sheet 33	of 64	



MiniCard WLAN connector




Title		MDC CONN.	Rev
Size	Document Number	FM6	
Date:	Thursday, January 10, 2008	Sheet	34 of 64



1213.3


External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently




0109.16

Platforms should put in FADS for the USB chokes if they have the room. Chokes should be NOPOP.


Side pair Top / left



1114.39




Place ESD diodes as close as USB connector.



Place one 150uF cap by each USB connector.

Each channel is 1A

MB side




0109.15





Title		SERIAL PORT & USB	
Size	Document Number	Rev 1A	
	FM6	Date:	Thursday, January 10, 2008
		Sheet	35 of 64


SATA Connector.





MLX_67492-1821















ODD Connector





1029.1





Title			SATA (HDD&CD_ROM)
Size	Document Number	Rev	
FM6		1A	
Date:	Thursday, January 10, 2008	Sheet	36 of 64










C523, C524 should close to thermal IC



OTP 85 degree C





Title		
FAN & THERMAL		
Size	Document Number	Rev
	FM6	1A
Date:	Thursday, January 10, 2008	Sheet 39 of 64




Layout Note:
Place close
U34 pin 23.

INTERNAL SPEAKER AMP





Layout Note:
Close to U35 Pin 34




Layout Note:
Place close U34.

EMI Request




Layout Note:
Close to U35 Pin U3

FB 60ohm+-25%_100MHz _3A_0.05ohm DC




Depop R561, C786
for using 92HD73C




AZALIA (HD) CODEC





Depop R603, R617, R578, R616
Pop R602, R619, R562, R601,
for using 92HD73C
R602, R617 close to U35, Let DVDD width be 10-mils



Layout Note:
place close to
pin 18.



Layout Note:
Place close to
pin 8.







Close to U35



Title Azalia CODEC		
Size	Document Number FM6	Rev 1A
Date:	Thursday, January 10, 2008	Sheet 40 of 64

Headphone Jack Stereo MIC Jack




QUANTA COMPUTER

Title: **AUDIO CONN**

Size	Document Number	Rev
	FM6	1A

Date: Friday, January 11, 2008 Sheet 41 of 64



BCM5784M/5787M
10mm x 10mm
68-Pin QFN





Table 1 - Component Stuffing Requirements

	INSTALL	NOT INSTALL
5787M	R221, R487, R488, Q55, C671, C672, C686, C687, R174, R176, R178, R169, R171, R173, R459, R443, R492	R209, R485, R491, R496, R461, R175, R177, R458, R170, R172, R460, R451
5784	R209, R485, R491, R496, R461, R175, R177, R458, R170, R172, R460, R451	R221, R487, R488, Q55, C671, C672, C686, C687, R174, R176, R178, R169, R171, R173, R459, R443, R492

Note: thermal pad

R503	5784M	5787M
R497	39k	0
R497	20k	*20k_NC

TRANSFORM
TRANSFORM







QUANTA COMPUTER

Title: LAN SWITCH

Size: FM6	Document Number: FM6	Rev: 1A
-----------	----------------------	---------

Date: Thursday, January 10, 2008 Sheet 43 of 64



QUANTA COMPUTER

Title: System Reset Circuit

Size: FM6	Document Number: FM6	Rev: 1A
-----------	----------------------	---------

Date: Thursday, January 10, 2008 Sheet 44 of 64

1

2

3

4

5

A

A

B

B


C

C

D

D

hexainf@hotmail.com
GRATUITO - FOR FREE

 QUANTA COMPUTER		
Title: Battery Selector		
Size:	Document Number: FM6	Rev: 1A
Date:	Monday, December 31, 2007	Sheet 45 of 64

2

3

4

5




TABLE 1

ADAPTER (W)	TRIP CURRENT (A)	Ra	Rb	Rc	**Rd
65	3.17	57.6K	13K	105	N/A
90	4.43	51.1K	17.8K	348	33.2K
130	6.43	32.4K	20.5K	100	27.4K
150	7.43	30.9K	24.9K	432	88.7K
200	9.75	19.1K	28K	301	36.5K
230	11.28 (see note3)	32.4K	6.49K	115	N/A

Note 1: PR96 is populated if ADAPT_TRIP_SEL is used to program for the next lower adaptor. ADAPT_TRIP_SET is floating for the higher adaptor, grounded for the lower adaptor.

Note 2: 24.9K at PR96 allows the 65W adaptor setting to switch down to 45W.

Note 3: PR35 must be 5mOhms instead of 10mOhms for the 230W adaptor.


QUANTA COMPUTER



Title: Charger (ISL8731)

Size: Document Number FMS Rev: 1A

Date: Thursday, January 10, 2008 Sheet: 46 of 64

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

 QUANTA COMPUTER		
Title		
Size	Document Number	Rev
	FM6	1A
Date:	Monday, December 31, 2007	Sheet 47 of 64




	UMA (12.1A)	Discrete (7A)
PQ22	FDS8880_NL (BAM88800012)	FDS8878 (BAM88780020)
PQ25	FDS6676AS_NL (BAM66760026)	FDS6680AS (BAM66800061)
PL25	SIL105RA-1R5-R (CV-15F0M208)	SIL104R-1R5PF (DC-15A00010)
PR452	9.09K/F (CS29092FB27)	10K/F (CS31002FB26)

QUANTA COMPUTER

File: 1.05_VCCP & 1.5V_RUN

Size: Document Number FM6 Rev 0.1

Date: Thursday, January 10, 2008 Sheet 48 of 64




Discrete Max current (TDC) -> 15.6A
 OCP -> 22.4A
 Freq = 400KHZ


UMA Max current (TDC) -> 10.25A
 OCP -> 14.9A
 Freq = 400KHZ

(Note 1) Current Limiting Setting:
 $R_{trip}(Kohm) = 100 * (I_{ocp} - 0.5 * I_{ripple}) * R_{ds(on)}$

Max current -> 0.9A

	UMA (10.25A)	Discrete (15.6A)
PQ12	FDS8880_NL (BAM88800012)	FDS6298 (BAM62980005)
PQ13	PHK28NQ03LT (BAM28030212)	FDM8672S (BAM86720000)
PR83		





Max current (TDC) -> 9.4A
 OCP -> 12.2A
 Freq=300KHZ


Max current (TDC) -> 1.89A

1113.31

GFX_CORE_CNTRL0	GFX_CORE_CNTRL1	+VCC_GFX_CORE
LOW	LOW	0.9
HIGH	LOW	1.0V
HIGH	HIGH	1.1V



Title VGA DC/DC		
Size FM6	Document Number FM6	Rev 1A
Date: Thursday, January 10, 2008	Sheet 50	of 64



ISL6266A

Close to Phase 1 Inductor

Parallel








Close to Phase 1 Inductor

QUANTA COMPUTER

File: CPU_Core_2Phase (ISL6266)

Size	Document Number	Rev
	FME	1A

Date: Friday, January 11, 2008 Sheet 51 of 64




QUANTA COMPUTER




Title: RUN POWER SW

Size: FM6	Document Number: FM6	Rev: 1A
-----------	----------------------	---------

Date: Thursday, January 10, 2008 Sheet 53 of 64



Title DCIN, BATT CONNECTOR		
Size FM6	Document Number FM6	Rev 1A
Date: Thursday, January 10, 2008	Sheet 54	of 64





**QUANTA
COMPUTER**


Title: SCREW PAD

Size: FM6	Document Number: FM6	Rev: 1A
Date: Thursday, January 10, 2008	Sheet: 55	of 64

Reserved for EMI.



 QUANTA COMPUTER		
Title: EMI CAP		
Size:	Document Number: FM6	Rev: 1A
Date:	Thursday, January 10, 2008	Sheet: 56 of 64




QUANTA
COMPUTER

Title: SMBUS BLOCK

Size	Document Number	Rev
	FM6	1A

Date: Monday, December 31, 2007 Sheet 57 of 64



Title Schematic Block Diagram1		
Size	Document Number FM6	Rev 1A
Date: Monday, December 31, 2007	Sheet 58 of 64	