

COMPAL CONFIDENTIAL

MODEL NAME : **VAW30**
PCB NO : **LA-9832P (DA8000XL000)**
BOM P/N : **4319M931L01**
GPIO MAP: X.X

Alpine 14"

Haswell ULT

2013-08-23(Gerber)

REV : 1.0

@ : Nopop Component

1@ : M/B SPI ROM

TAA@ : TAA/B SPI ROM

CONN@ : Connector Component

DIS@ : Discrete Pop Component

UMA@ : UMA Pop Component

EMI@ : EMI Component

ESD@ : ESD Component

RF@ : RF Component

XDP@ : XDP Component

eTP@ : TS eTP Component

NeTP@ : TS non - eTP Component

76_U3@ : USB 3.0 Redriver

1 @ 2 : Short_Pad


Interleaved Memory


MB PCB

Part Number	Description
DAXXXXXXXXX	PCB OLD LA-9832P REV1 M/B DIS

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

	Compal Electronics, Inc.		
	Title Cover Sheet		
	Size	Document Number LA-9832P	Rev 0.5
Date: Thursday, August 15, 2013		Sheet 1 of 64	



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Block Diagram			
File	Document Number	Rev	0.5
LA-9832P		Sheet	2 of 64
Date:	Thursday, June 13, 2013		

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRETS AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, WITHIN THIS SHEET THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

power plane State	+5V_ALW +3.3V_ALW +3.3V_ALW_PCH +3.3V_RTC_LDO	+3.3V_SUS +1.35V_MEM	+5V_RUN +3.3V_RUN +0.675V_DDR_VTT +1.05V_RUN +VCC_CORE	+3.3V_M +1.05V_M	+3.3V_M +1.05V_M (M-OFF)
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF
S5 S4/AC don't exist	OFF	OFF	OFF	OFF	OFF

need to update Power Status and PM Table

PCIE	USB3.0	SATA	DESTINATION
	USB3.0 1		JUSB1-->MB-->LEFT
	USB3.0 2		USB3.0-->IOB-->Rear Right
PCIE 1	USB3.0 3		PCIE1-->MMI PCIE
PCIE 2	USB3.0 4		USB3.0-->Docking
PCIE 3			LOM
PCIE 4			WLAN (WiGi)
PCIE 5			GPU(DIS)/Express card(UMA)
PCIE 6		SATA 3	WWAN(mSATA)/Express card(PCIE)
		SATA 2	ODD
		SATA 1	HDD
		SATA 0	DOCK

HSW ULT	USB PORT#	DESTINATION
	0	IO (Right)
	1	JUSB1(Left)
	2	USB DB(Rear Left)
	3	DOCK
	4	Dock
	5	WebCAM
	6	Touch Screen
7	USB HUB	

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Index and Config.

Title			Rev
Size	Document Number	0.5	
LA-9832P			
Date:	Thursday, June 13, 2013	Sheet	3 of 64



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




SMBUS Address [0x9a]




MEC 5075










INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE
 High - Enable Internal VRs
 Low - Enable External VRs



FLASH DESCRIPTOR SECURITY OVERRIDE
LOW = DISABLED (DEFAULT)
HIGH = ENABLED

CMOS_CLR1		CMOS setting	
Shunt		Clear CMOS	
Open		Keep CMOS	

ME_CLR1		TPM setting	
Shunt		Clear ME RTC Registers	
Open		Keep ME RTC Registers	




DOCK
SATA HDD
ODD
Express card/msATA


Rx side need use atrap pin to update PCIE +/-

SATA_IREF
 SATA_IREF min 4mil trace at break-out and 12-15mil trace with <0.2 ohms and length total <= 500mils. Requires 12 mils isolation from all High Speed IO and clocks.

Shark_Bay_VLT_P0G 0.5:
 the sampled value for the GPIO corresponding to the particular port during boot time.
 SATA3GP/GPIO37-->SATA3:
 1:SATA
 0:PCIE



HDA for Codec



PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title: **MCP(11/12) RTC,SATA,HDA,JTAG**

Document Number: **LA-9832P**

Date: Monday, June 17, 2013 Sheet 6 of 84









BIOS ROM (4MB + 8MB) Part Number:





8MB	Micron N25Q064A	MXIC MX25L6475E
P/N	SA000069G00	SA00006CG00
4MB	Micron N25Q032A	MXIC MX25L3275E
P/N	SA00005KR00	SA00006DI00

BIOS ROM (4MB + 8MB) Selection:

- 1@ 8MB: Windbond W25Q64FVSSIQ Micron N25Q064A, MXIC MX25L6475E, Atmel AT25DQ641A
- 4MB: Windbond W25Q32FVSSIQ Micron N25Q032A, MXIC MX25L3275E, Atmel AT25DQ321




Root port	Lane 0	Lane 0
Alpine 14" DSC	PCIe x4 Graphics	PCIe MIX
PCIe CLK DSC	CLK 4	CLK 0
PCIe REQ DSC	REQ 4	REQ 5
Alpine 14" UMA	Exp Card	FMC (GPE & mSATA)
PCIe CLK DSC	CLK 4	CLK 3
PCIe REQ DSC	REQ 4	REQ 5





PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







DeepSleep and Non-DeepSleep config:


Config	DsX	Non-DsX
Pop	RC86, R319, RC267	RC79, RC82, RC265
Depop	RC79, RC82, RC265	RC86, R319, RC267




DSWODVREN - ON THE DSW VR ENABLE
HIGH = ENABLED (DEFAULT)
LOW = DISABLED



reference Shark Bay U17 Validation Customer Debug Port Implementation Requirement Rev 1.0



Place near JXP1




Place near JXP1.48

Place near JXP1.47






CAD Note:
Avoid stub in the PWRGD path while placing resistors RC115

DDR3 COMPENSATION SIGNALS




CAD Note:
Trace width=12~15 mil, Spacing=20 mils
Max trace length= 500 mil








Intel check list has updated correctly





DP HUB <---



HDMI <---






reference 0.55 design chane log MW23_2



Intel WW18 Strapping option

Intel WW18 Strapping option



DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.			
MCP(5/12) DDI,EDP,GPIO			
LA-9832P	Rev 0.5		
Thursday, June 13, 2013	Sheet 10	of 64	

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

42 PEG_GTX_C_HRX_N[0..3] >> PEG_GTX_C_HRX_N[0..3]
 42 PEG_GTX_C_HRX_P[0..3] >> PEG_GTX_C_HRX_P[0..3]
 42 PEG_HTX_C_GRX_N[0..3] << PEG_HTX_C_GRX_N[0..3]
 42 PEG_HTX_C_GRX_P[0..3] << PEG_HTX_C_GRX_P[0..3]

32 PEG_GTX_C_HRX_N0_M << PEG_GTX_C_HRX_N0_M R101 1 UMA@ 2 0 0402 5%-D PEG_GTX_C_HRX_N0_R
 32 PEG_GTX_C_HRX_P0_M << PEG_GTX_C_HRX_P0_M R100 1 UMA@ 2 0 0402 5%-D PEG_GTX_C_HRX_P0_R
 32 PEG_HTX_GRX_N0_M << PEG_HTX_GRX_N0_M R102 1 UMA@ 2 0 0402 5%-D PEG_HTX_GRX_N0
 32 PEG_HTX_GRX_P0_M << PEG_HTX_GRX_P0_M R104 1 UMA@ 2 0 0402 5%-D PEG_HTX_GRX_P0





USB3BIAS
 22.6 Ohm 5%-D
 RC169
 0.0402 5%-D

CAD NOTE:
 Route single-end 50-ohms and max 500-mils length.
 Avoid routing next to clock pins or under stitching capacitors.
 Recommended minimum spacing to other signal traces is 15 mils.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.
 Title
 MCP(6/12) PCIE,USB
 Size Document Number
 LA-9832P
 Date: Thursday, June 13, 2013 Sheet 11 of 64

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



TOP-BLOCK SWAP OVERRIDE	BOOT BIOS STRAP BIT BBS		TLS CONFIDENTIALITY	NO REBOOT STRAP
HIGH depop RC288 (DEFAULT)	HIGH	LPC	HIGH	HIGH
LOW pop RC288	LOW(DEFAULT)	SPI	LOW(DEFAULT)	LOW(DEFAULT)



PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

MCP(7/12) GPIO, LPIO, MISC

LA-9832P


File: _____
 Size: _____ Document Number: _____
 Date: Thursday, June 13, 2013 Sheet 12 of 64

CFG STRAPS for CPU






EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKE

CFG0	1:(Default) Normal Operation; No stall 0:Lane Reversed
------	---




PCH/PCH LESS MODE SELECTION


CFG1	1:(Default) Normal Operation 0:Lane Reversed
------	---




SAFE MODE BOOT	
CFG10	1: POWER FEATURES ACTIVATED DURING RESET 0: POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED



NO SVID PROTOCOL CAPABLE VR CONNECTED	
CFG9	1: VRS support SVID protocol are present 0:No VR support SVID is present The chip will not generate(OR Respond to) SVID activity




ALLOW THE USE OF NOA ON LOCKED UNITS	
CFG8	1: Enable(Default): Noa will be disable in locked units and enable in un-locked units 0: Enable Noa will be available pegardless of the locking of the unit



Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port


PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





Package Daisy Chain:

1. B2-PKG-C1-PCB-C2-PKG-B3-PCB-A3-PKG-A4
2. A62-PKG-A61-PCB-B61-PKG-B62-PCB-B63-PKG-A60
3. AY60-PKG-AW61-PCB-AY61-PKG-AW62-PCB-AY62-PKG-AW63
4. AW1-PKG-AW3-PCB-AY3-PKG-AW2-PCB-AY2-PKG-AV1








DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title		MCP(9/12) TP,RSVD	
Size	Document Number	Rev	0.5
Date: Thursday, June 13, 2013		Sheet	14 of 64




PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





SVID ALERT



SVID DATA



VCC_SENSE



PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

MCP(10/12) Power

LA-9832P

Rev 0.5

Date: Thursday, June 13, 2013 Sheet 15 of 64

DeepSleep and Non-DeepSleep config:

Config	DSx	Non-DSx
Pop	RC86, R319, RC267	RC79, RC82, RC265
Depop	RC79, RC82, RC265	RC86, R319, RC267


















Table 6-3. Pre-Si I_{cc}max Estimates

Voltage Rail	Voltage (V)	S0 Iccmax Current (A) ¹	Sx Iccmax Current (A) ²	Deep Sx Iccmax (A) ³	G3
VCC1_05 (Internal Suspend VR mode using INTVRMEN)	1.05	1.741	0	0	0
VCC1_05 (External Suspend VR mode using INTVRMEN)	1.05	1.632	0	0	0
VCCAPLL	1.05	0.057	0	0	0
VCCSATA3PLL	1.05	0.042	0	0	0
VCCUSB3PLL	1.05	0.041	0	0	0
VCCACLKPLL	1.05	0.031	0	0	0
VCCCLK	1.05	0.200	0	0	0
VCCHSIO	1.05	1.838	0	0	0
VCCTS1_5	1.5	0.003	0	0	0
VCC3_3	3.3	0.041	0	0	0
VCCSDIO	3.3	0.017	0	0	0
VCCASW	1.05	0.658	0	0	0
VCCSPI	3.3	0.018	0	0	0
VCCSDA	3.3	0.011	<1 mA	0	0
VCCUS3_3 (Internal Suspend VR mode using INTVRMEN)	3.3	0.063	0.024	0	0
VCCUS3_3 (External Suspend VR mode using INTVRMEN)	3.3	0.062	0.005	0	0
DcpSus1 ⁴	1.05	0.109	0.014	0	0
DcpSus2 ⁴	1.05	0.025	0.001	0	0
DcpSus3 ⁴	1.05	0.010	0.003	0	0
DcpSus4 ⁴	1.05	0.001	0.001	0	0
VCCDSW3_3	3.3	0.114	0.004	0.002	0
VCCRTC	3.3	<1 mA	<1 mA	<1 mA	6 μA See notes 1, 2






DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

Title: **MCP(11/12) Power**

Size: **LA-9832P**

Date: Friday, August 30, 2013 Sheet 16 of 64

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



CAD Note: RC260 SHOULD BE PLACED CLOSE TO CPU

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.		
Title MCP(12/12) VSS		
Size	Document Number LA-9832P	Rev 0.5
Date: Thursday, June 13, 2013	Sheet 17 of 64	

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

JDIMM1 H=8mm

2-3A to 1 DIMMs/channel



Reverse Type



All VREF traces should have 10 mil trace width

- 8 DDR_A_DQS#0..7
- 8 DDR_A_D0..63
- 8 DDR_A_DQS0..7
- 8 DDR_A_MA0..15





Layout Note: Place near JDIMM1

Note: Check voltage tolerance of VREF_DQ at the DIMM socket

CAD NOTE PLACE THE CAP NEAR TO DIMM RESET PIN



Layout Note: Place near JDIMM1.203,204



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Interleaved Memory
DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.			
Title DDR1S DIMM1			
Size	Document Number LA-9832P	Rev 0.5	
Date	Thursday, June 13, 2013	Sheet	18 of 64

JDIMM2 H=4mm 2-3A to 1 DIMMs/channel


Reverse Type

- 8 DDR_B_DQS#0..7 <<>
- 8 DDR_B_D0..63 <<>
- 8 DDR_B_DQS#0..7 <<>
- 8 DDR_B_MA[0..15] <<>





Layout Note:
Place near JDIMM2

All VREF traces should have 10 mil trace width


Note:
Check voltage tolerance of VREF_DQ at the DIMM socket



Layout Note:
Place near JDIMM2.203,204



CAD NOTE
PLACE THE CAP NEAR TO DIMM RESET PIN



Interleaved Memory





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			
DDR18 DIMM2			
LA-9832P			
Date:	Thursday, June 13, 2013	Sheet	19 of 64




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






RTD2136R Operation Mode Table

Pin 47	0	1	
Pin 48			
0	X	EP Mode	
1	Internal ROM only	EEPROM	





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

File: IDT VMM2320 DP and VGA SW

Size: Document Number LA-9832P



Date: Monday, June 17, 2013

Sheet: 21 of 64


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

CRT SW for MB/DOCK


SEL1/SEL2	Chanel	Source
0	A=B1	MB
1	A=B2	APR/SPR



Touch Screen Connector



Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/15	Deciphered Date	2012/07/15	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.5
Date:	Thursday, June 13, 2013	Sheet	22	of 64




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title: HDMI Conn			
Size:	Document Number:	Rev: 0.5	
	LA-9832P		
Date:	Thursday, June 13, 2013	Sheet:	23 of 64

AUX/DDC SW for DPB to E-DOCK



AUX/DDC SW for DPC to E-DOCK






DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.		
Title DP SW DP125		
Size	Document Number	Rev
	LA-9832P	0.5
Date:	Thursday, June 13, 2013	Sheet 24 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

HDD Power



Free Fall Sensor






PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

HDD CONN		Rev 0.5
Title		
Size	Document Number	
LA-9832P		
Date:	Thursday, June 13, 2013	Sheet 25 of 64

ODD power



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.





Title			ODD module		
Size			Document Number		
			LA-9832P		
Date: Thursday, June 13, 2013			Sheet 26 of 64		
					Rev 0.5

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
 BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
 PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


Internal Speakers Header

40 mils trace keep 10 mil spacing


DVDD_IO should match with HDA Bus level



ATMEL TPM



Finger print module



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title			TPM/FP		
Size	Document Number		Rev		0.5
LA-9832P					
Date:	Thursday, June 13, 2013		Sheet		29 of 64

homestay ES1(no SD4.0) M00 (symbol has been updated 26~36 pin swap)

OZ777FJ2LN









30mils width


30mils width

30mils width


R205 must be close to U27 pin4 less than 100mils

OZ777FJ2LN_QFN48P_6X6








FMC: Mini WWAN/LTE H=8





HMC: Mini WLAN/WiFi/BT H=4




PWR Rail	Voltage Tolerance	Primary Power		Aux Power
		Peak	Normal	Normal
+3.3V	+/-9%	1000	750	
+3.3Vaux	+/-9%	330	250	250 (Wake enable) 5 (Not wake enable)

uSIM Card Push-Push



LED control circuit



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Mini Card/SIM Card

LA-9832P


Rev 0.5

Date: Thursday, June 13, 2013


Sheet 31 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

EXP/FMC PCIe clock/REQ Switch




B \ S	EXPRESS_DET#
EXPCLK_REQ#	0
FMCLK_REQ#	1



UMA@			
PCIE PRX_EXPTX_P	R96	1	UMA@ 2 0.0402 5%-D
PCIE PRX_EXPTX_N	R97	1	UMA@ 2 0.0402 5%-D
PCIE PTX_EXPRX_P	R98	1	UMA@ 2 0.0402 5%-D
PCIE PTX_EXPRX_N	R99	1	UMA@ 2 0.0402 5%-D

EXPRESS <-----
 WWAN FMC <-----

PCIE PTX_EXPRX_P	R71	1	DIS@ 2 0.0402 5%-D	PCIE PTX_EXPRX_P_M	24
PCIE PTX_EXPRX_N	R93	1	DIS@ 2 0.0402 5%-D	PCIE PTX_EXPRX_N_M	23
PCIE PRX_EXPTX_P	R95	1	DIS@ 2 0.0402 5%-D	PCIE PRX_EXPTX_P_M	22
PCIE PRX_EXPTX_N	R94	1	DIS@ 2 0.0402 5%-D	PCIE PRX_EXPTX_N_M	21
SATA_PTX_mSATARX_P3	R61	1	DIS@ 2 0.0402 5%-D	SATA_PTX_mSATARX_P3_M	18
SATA_PTX_mSATARX_N3	R62	1	DIS@ 2 0.0402 5%-D	SATA_PTX_mSATARX_N3_M	17
SATA_PRX_mSATATX_P3	R68	1	DIS@ 2 0.0402 5%-D	SATA_PRX_mSATATX_P3_M	16
SATA_PRX_mSATATX_N3	R67	1	DIS@ 2 0.0402 5%-D	SATA_PRX_mSATATX_N3_M	15




SEL	Destination
0	EXP_PCIE
1	mSATA

UMA@ Co-Layout with PI2DBS6212 PCIE/SATA SW								
SATA_PTX_mSATARX_P3	R2665	1	UMA@ 2 0.0402 5%-D	EXP_PTX_EXPRX_P6.CL	R2660	1	UMA@ 2 0.0402 5%-D	EXP_PTX_EXPRX_P6
SATA_PTX_mSATARX_N3	R2664	1	UMA@ 2 0.0402 5%-D	EXP_PTX_EXPRX_N6.CL	R2661	1	UMA@ 2 0.0402 5%-D	EXP_PTX_EXPRX_N6
SATA_PRX_mSATATX_P3	R2662	1	UMA@ 2 0.0402 5%-D	EXP_PRX_EXPTX_P6.CL	R2658	1	UMA@ 2 0.0402 5%-D	EXP_PRX_EXPTX_P6
SATA_PRX_mSATATX_N3	R2663	1	UMA@ 2 0.0402 5%-D	EXP_PRX_EXPTX_N6.CL	R2659	1	UMA@ 2 0.0402 5%-D	EXP_PRX_EXPTX_N6

DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION/DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

		Compal Electronics, Inc.	
		RTC Batt/PCIE SATA SW	
Title	Size	Document Number	Rev
LA-9832P	0.5	Thursday, June 13, 2013	Sheet 32 of 64



USX2064 CFG Selection Table

CFG_SEL[0]	CFG_SEL[1]	0	1
0	Default	Default	SMBus slave device
1	Bus-powered operation	I2C EEPROM	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

USB2.0 HUB-USX2064




LA-9832P

Title	LA-9832P		
Size	Document Number	Rev	0.5
Date	Monday, June 17, 2013	Sheet	33 of 64


USB 3.0 Re-driver for IOB




Pericom (Main) SA00006WV00	Parade (2nd) SA00005OR20
POP:R2638, R2639	POP:R2628
POP:R2644 (SD0000U200)	POP:R2644 (SD034453180)
A channel EQ 3db DE -3.5db B channel EQ 3db DE -3.5db	A channel EQ 9.5db DE 3.5db B channel EQ 13db DE 3.5db




USB BOARD Conn.






I/OB Conn.






Close to JIO1




MEDIA BOARD Conn.




Express/Smart Card Conn.



POWER BOARD Conn.



LED EXTERNAL BOARD Conn.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title			I/O Conn
Size	Document Number	Rev	
	LA-9832P	0.5	
Date:	Thursday, August 22, 2013	Sheet	36 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



ME_FWP PCH has internal 20K PD.
(suspend power rail)

	VGA_ID0
Discrete	0
UMA	1

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.







SIO & GPIO ECE5048

LA-9832P

Thursday, June 13, 2013

Sheet 37 of 64

Title	Document Number	Rev
SIO & GPIO ECE5048	LA-9832P	0.5




R392	C368	REV
240K	4700p	X00
130K	4700p	X01(P1)
62K	4700p	X01(P2)
33K	4700p	X02
8.2K	4700p	A00
4.3K	4700p	
2K	4700p	
1K	4700p	

BOARD_ID rise time is measured from 5%~68%.

CHIPSET_ID for BID function

5075 Setting for Thermal Design

Thermal diode mapping	
5075 Channel	Location
DP1/DN1	CPU(OTP)
DP2/DN2	Skin
DP3/DN3	SO-DIMM
DP4/DN4	HDD









1: Channel 1 will provide Thermistor Readings
0: Channel 1 will provide Diode Readings

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.	
KBC & GPIO MCP5075	
Docu: KBC	LA-9832P
Rev: 1.0	Rev: 1.0

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE REPRODUCED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title			KB/TP/RSMRST		
Size			Document Number		
			LA-9832P		
Date			Rev		
Thursday, June 13, 2013			0.5		
Sheet			of		
39			64		

+1.05V_MODPHY source




DC/DC Interface


+3.3V_ALW_PCH/+1.05V_RUN source



+3.3V_SUS/+3.3V_M source



+3.3V_RUN/+5V_RUN source



DELL CONFIDENTIAL/PROPRIETARY






Compal Electronics, Inc.

POWER CONTROL


LA-9832P

Title			
Size	Document Number	Rev	0.5
Date	Thursday, June 13, 2013	Sheet	40 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.








Lid has been moved to DB.



- #### Fiducial Mark
- FD1
 - FIDUCIAL MARK-D
 - FD2
 - FIDUCIAL MARK-D
 - FD3
 - FIDUCIAL MARK-D
 - FD4
 - FIDUCIAL MARK-D

LED Circuit Control Table

	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Sniffer Function)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title: PAD & ME & LED


Document Number: LA-9832P

Date: Wednesday, August 14, 2013


Sheet 41 of 64

Rev 0.5





- 11 PEG_HTX_C_GRX_P[0..3] << PEG_HTX_C_GRX_P[0..3]
- 11 PEG_HTX_C_GRX_N[0..3] << PEG_HTX_C_GRX_N[0..3]
- 11 PEG_GTX_C_HRX_P[0..3] << PEG_GTX_C_HRX_P[0..3]
- 11 PEG_GTX_C_HRX_N[0..3] << PEG_GTX_C_HRX_N[0..3]



- PEG_GTX_C_HRX_P0 0.1U_0402_10V7K-D DIS@ 1 2 CV2402 PEG_GTX_HRX_P0 AC9
- PEG_GTX_C_HRX_N0 0.1U_0402_10V7K-D DIS@ 1 2 CV2403 PEG_GTX_HRX_N0 AB9
- PEG_HTX_C_GRX_P0 PEG_HTX_C_GRX_N0 AG6 AG7
- PEG_GTX_C_HRX_P1 0.1U_0402_10V7K-D DIS@ 1 2 CV2404 PEG_GTX_HRX_P1 AB10
- PEG_GTX_C_HRX_N1 0.1U_0402_10V7K-D DIS@ 1 2 CV2405 PEG_GTX_HRX_N1 AC10
- PEG_HTX_C_GRX_P1 PEG_HTX_C_GRX_N1 AF7 AF8
- PEG_GTX_C_HRX_P2 0.1U_0402_10V7K-D DIS@ 1 2 CV2406 PEG_GTX_HRX_P2 AD11
- PEG_GTX_C_HRX_N2 0.1U_0402_10V7K-D DIS@ 1 2 CV2407 PEG_GTX_HRX_N2 AC11
- PEG_HTX_C_GRX_P2 PEG_HTX_C_GRX_N2 AE9 AF9
- PEG_GTX_C_HRX_P3 0.1U_0402_10V7K-D DIS@ 1 2 CV2408 PEG_GTX_HRX_P3 AC12
- PEG_GTX_C_HRX_N3 0.1U_0402_10V7K-D DIS@ 1 2 CV2401 PEG_GTX_HRX_N3 AB12
- PEG_HTX_C_GRX_P3 PEG_HTX_C_GRX_N3 AG9 AG10




COMMON		1/14 PCIe_EXPRESS	
AB6	PEX_WAKE	AA22	PEX_IOVDD0
AC7	PEX_RST	AB23	PEX_IOVDD1
AC8	PEX_CLKREQ	AC24	PEX_IOVDD2
AE3	PEX_REFCLK	AD25	PEX_IOVDD3
AE4	PEX_REFCLK	AE26	PEX_IOVDD4
AE5	PEX_REFCLK	AE27	PEX_IOVDD5
AE6	PEX_REFCLK	AA10	PEX_IOVDD6
AE7	PEX_REFCLK	AA11	PEX_IOVDD7
AE8	PEX_REFCLK	AA12	PEX_IOVDD8
AE9	PEX_REFCLK	AA13	PEX_IOVDD9
AF7	PEX_RX1	AA14	PEX_IOVDD10
AF8	PEX_RX1	AA15	PEX_IOVDD11
AD11	PEX_RX2	AA16	PEX_IOVDD12
AC11	PEX_RX2	AA17	PEX_IOVDD13
AE9	PEX_RX2	AA18	PEX_IOVDD14
AF9	PEX_RX2	AA19	PEX_IOVDD15
AC12	PEX_RX3	AA20	PEX_IOVDD16
AB12	PEX_RX3	AA21	PEX_IOVDD17
AG9	PEX_RX3	AA22	PEX_IOVDD18
AG10	PEX_RX3	AA23	PEX_IOVDD19
AC13	PEX_TX4	AA24	PEX_IOVDD20
AC14	PEX_TX4	AA25	PEX_IOVDD21
AF10	PEX_RX4	AA26	PEX_IOVDD22
AE10	PEX_RX4	AA27	PEX_IOVDD23
AD14	PEX_TX5	AA28	PEX_IOVDD24
AC14	PEX_TX5	AA29	PEX_IOVDD25
AE12	PEX_RX5	AA30	PEX_IOVDD26
AF12	PEX_RX5	AA31	PEX_IOVDD27
AC15	PEX_TX6	AA32	PEX_IOVDD28
AB15	PEX_TX6	AA33	PEX_IOVDD29
AG12	PEX_RX6	AA34	PEX_IOVDD30
AG13	PEX_RX6	AA35	PEX_IOVDD31
AB16	PEX_TX7	AA36	PEX_IOVDD32
AC16	PEX_TX7	AA37	PEX_IOVDD33
AF13	PEX_RX7	AA38	PEX_IOVDD34
AE13	PEX_RX7	AA39	PEX_IOVDD35
AD17	PEX_TX8	AA40	PEX_IOVDD36
AC17	PEX_TX8	AA41	PEX_IOVDD37
AE15	PEX_RX8	AA42	PEX_IOVDD38
AF15	PEX_RX8	AA43	PEX_IOVDD39
AC18	PEX_TX9	AA44	PEX_IOVDD40
AB18	PEX_TX9	AA45	PEX_IOVDD41
AG15	PEX_RX9	AA46	PEX_IOVDD42
AG16	PEX_RX9	AA47	PEX_IOVDD43
AC19	PEX_TX10	AA48	PEX_IOVDD44
AC20	PEX_TX10	AA49	PEX_IOVDD45
AF16	PEX_RX10	AA50	PEX_IOVDD46
AE16	PEX_RX10	AA51	PEX_IOVDD47
AD20	PEX_TX11	AA52	PEX_IOVDD48
AC20	PEX_TX11	AA53	PEX_IOVDD49
AE18	PEX_RX11	AA54	PEX_IOVDD50
AF18	PEX_RX11	AA55	PEX_IOVDD51
AC21	PEX_TX12	AA56	PEX_IOVDD52
AB21	PEX_TX12	AA57	PEX_IOVDD53
AG18	PEX_RX12	AA58	PEX_IOVDD54
AG19	PEX_RX12	AA59	PEX_IOVDD55
AD23	PEX_TX13	AA60	PEX_IOVDD56
AE23	PEX_TX13	AA61	PEX_IOVDD57
AF19	PEX_RX13	AA62	PEX_IOVDD58
AE19	PEX_RX13	AA63	PEX_IOVDD59
AF24	PEX_TX14	AA64	PEX_IOVDD60
AE24	PEX_TX14	AA65	PEX_IOVDD61
AE21	PEX_RX14	AA66	PEX_IOVDD62
AF21	PEX_RX14	AA67	PEX_IOVDD63
AG24	PEX_TX15	AA68	PEX_IOVDD64
AG25	PEX_TX15	AA69	PEX_IOVDD65
AG21	PEX_RX15	AA70	PEX_IOVDD66
AG22	PEX_RX15	AA71	PEX_IOVDD67
GF119	PEX_TERM	AA72	PEX_IOVDD68
GF117	PEX_TERM	AA73	PEX_IOVDD69
GF208	PEX_TERM	AA74	PEX_IOVDD70




N14M-GE-S-A2_FCBGA596-D

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/15	Deciphered Date	2012/07/15	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NV(1/5)-PCI EXPRESS Document Number LA-9832P Rev 0.5 Date: Wednesday, August 14, 2013 Sheet 42 of 64



UV1D DIS#
COMMON


- B26 FBVDDQ
- C26 FBVDDQ
- E26 FBVDDQ
- F14 FBVDDQ
- F21 FBVDDQ
- G13 FBVDDQ
- G14 FBVDDQ
- G16 FBVDDQ
- G18 FBVDDQ
- G19 FBVDDQ
- G20 FBVDDQ
- G21 FBVDDQ
- H24 FBVDDQ
- H26 FBVDDQ
- J21 FBVDDQ
- K21 FBVDDQ
- L22 FBVDDQ
- L24 FBVDDQ
- L26 FBVDDQ
- M21 FBVDDQ
- N21 FBVDDQ
- R21 FBVDDQ
- T21 FBVDDQ
- V21 FBVDDQ
- W21 FBVDDQ



UV1E DIS#
COMMON

- K10 VDD
- K12 VDD
- K14 VDD
- K16 VDD
- K18 VDD
- L11 VDD
- L13 VDD
- L15 VDD
- L17 VDD
- M10 VDD
- M12 VDD
- M14 VDD
- M16 VDD
- M18 VDD
- N11 VDD
- N13 VDD
- N15 VDD
- N17 VDD
- P10 VDD
- P12 VDD
- P14 VDD
- P16 VDD
- P18 VDD
- R11 VDD
- R13 VDD
- R15 VDD
- R17 VDD
- T10 VDD
- T12 VDD
- T14 VDD
- T16 VDD
- T18 VDD
- U11 VDD
- U13 VDD
- U15 VDD
- U17 VDD
- V10 VDD
- V12 VDD
- V14 VDD
- V16 VDD
- V18 VDD

GPU_Decoupling
CAPs @ Power
Page




UV1F DIS#
COMMON

- A2 GND
- AB17 GND
- AB20 GND
- AB24 GND
- AC2 GND
- AC26 GND
- AC8 GND
- AD12 GND
- AD13 GND
- AE8 GND
- AD15 GND
- AD18 GND
- AD19 GND
- AD21 GND
- AD22 GND
- AE11 GND
- AE14 GND
- AE17 GND
- AE20 GND
- AB11 GND
- AF1 GND
- AF11 GND
- AF17 GND
- AF17 GND
- AF20 GND
- AF23 GND
- AF5 GND
- AF8 GND
- AC7 GND
- AC26 GND
- AB14 GND
- B1 GND
- B11 GND
- B14 GND
- B17 GND
- B20 GND
- B23 GND
- B27 GND
- B5 GND
- B8 GND
- E11 GND
- E14 GND
- E17 GND
- E2 GND
- E20 GND
- E22 GND
- E25 GND
- E5 GND
- E8 GND
- H2 GND
- H23 GND
- H5 GND
- K11 GND
- K13 GND
- K15 GND
- K17 GND
- L10 GND
- L12 GND
- L14 GND
- L16 GND
- L2 GND
- L25 GND
- L5 GND
- M11 GND
- M13 GND
- M15 GND
- M17 GND
- M19 GND
- NT10 GND
- NT12 GND
- NT14 GND
- NT16 GND
- NT8 GND
- P11 GND
- P13 GND
- P15 GND
- P17 GND
- P2 GND
- P23 GND
- P28 GND
- P5 GND
- R10 GND
- R12 GND
- R14 GND
- R16 GND
- R18 GND
- T11 GND
- T13 GND
- T15 GND
- T17 GND
- U10 GND
- U12 GND
- U14 GND
- U18 GND
- U19 GND
- U2 GND
- U23 GND
- U28 GND
- U5 GND
- V11 GND
- V13 GND
- V15 GND
- V17 GND
- V2 GND
- V23 GND
- V28 GND
- V5 GND
- AA7 GND
- AB7 GND

UV1C DIS#
COMMON

- VDD33 G19
- VDD33 G12
- VDD33 G8
- VDD33 G9
- AD10 NC
- AMC NC
- B18 NC
- F11 3V3AUX_NC
- FERM1_RSVD1_NC
- FERM1_RSVD2_NC
- CONFIGURABLE POWER CHANNELS
*nc on substrate
- XPWR_G1
- XPWR_G2
- XPWR_G3
- XPWR_G4
- XPWR_G5
- XPWR_G6
- XPWR_G7
- XPWR_V1
- XPWR_V2
- XPWR_W1
- XPWR_W2
- XPWR_W3
- XPWR_W4




** XPWR pins are configurable.
These pins are not connected on the substrate.
Therefore, XPWR pins can be assigned as needed,
to improve Top layer routing, power delivery.

Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/15	Deciphered Date	2012/07/15	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
NV(3/5)-POWER GND				0.5
Date: Wednesday, August 14, 2013				Sheet 44 of 64




VGA_THERMDN and VGA_THERMDP:
 1. Smll track width and spacing
 2. Smll grounded guard tracks width and spacing
 3. ground referenced
 4. Connect guard tracks to pin5


For Boundary Scan using.

GPIO





I2CS SMBUS: 0x9E





NC	FB_CLAMP
GF119	GF117/GK208

FB_PLLAVDD	GF117
FB_DLLAVDD	GF119/GK208







Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2011/07/15	Deciphered Date	2012/07/15	Rev 5(5)-MEMORY FBA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Customer	LA-9832P	0.5
Date:	Wednesday, August 14, 2013		Sheet	46	of 64

Memory Partition A - Lower 32 bits [31..0]

VRAM P/N changes to Micron 900Mhz
MT41K256M16HA-107G:E

VRAM P/N changes to Micron 900Mhz
MT41K256M16HA-107G:E





A15 is not required for any x16 device, even up to 4Gb density.
A15 is only needed if we support x8 configurations, and only at 4Gb.

Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/15	Deciphered Date	2012/07/15	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VRAM DDR3 A Lower LA-9832P Thursday, June 13, 2013 Sheet 47 of 64

Memory Partition A - Upper 32 bits [64..32]


VRAM P/N changes to Micron 900Mhz
MT41K256M16HA-107G:E

VRAM P/N changes to Micron 900Mhz
MT41K256M16HA-107G:E




A15 is not required for any x16 device, even up to 4Gb density.

A15 is only needed if we support x8 configurations, and only at 4Gb.




Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/15	Deciphered Date	2012/07/15	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9832P Date: Wednesday, August 14, 2013 Sheet 48 of 64

GPU Power Discharge Path



+3.3V_RUN to +3.3V_RUN_GFX


Around 1.4 A




+1.05V_MP to +1.05V_PEX_VDD

Around 3 A


GPU Power Up Power Rail Sequence




GPU Power Down Sequence



GPU Power Up Sub-system Sequence



GPU Power Down Sub-system Sequence




Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/15	Deciphered Date	2012/07/15	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA DC/DC Interface
Date: Thursday, August 15, 2013			Sheet 49 of 64	Rev 0.5


BLANK PAGE

DELL CONFIDENTIAL/PROPRIETARY


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

			Compal Electronics, Inc.		
Title			BLANK PAGE		
Size	Document Number		Rev		
	LA-9832P		0.5		
Date:	Thursday, June 13, 2013		Sheet	50	of 64


EMI (47.1)



EMI (47.1)
Dell feature: ESD&EMI




Dell feature: Support dock



Others (37.1)
PWR support

Dell feature: ESD&EMI


PSID circuit (39.1)
Dell feature: PSID




DC_IN+ Source

EMI (47.1)

Dell feature: peak power



Charger (40.2)




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

+DCIN

Size	Document Number	Rev
	LA-XXXX	0.1
Date:	Wednesday, August 14, 2013	Sheet 51 of 64


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




3VALWP
 TDC 6.6 A
 Peak Current 9.4 A
 OCP Current 11.22 A
 Rds(on):10.3m ohm typ.
 Fsw 355 kHz typ.

5VALWP
 TDC 7.2 A
 Peak Current 10.3 A
 OCP Current 12.24 A
 Rds(on):10.3m ohm typ.
 Fsw 300 kHz typ.

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


				Compal Electronics, Inc.	
				PWR +5V_ALWP/3.3V_ALW	
Title					Rev
Size	Document Number				0.1
LA-XXXX					
Date:	Wednesday, August 14, 2013	Sheet	52	of	64




+1.05Volt +/- 5%
 TDC 8.2 A
 Peak Current 11.62 A
 OCP current 12A (Fix)
 Fsw 800 kHz

DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS
 AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION
 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
 MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

				Compal Electronics, Inc.	
				PWR +1.05V TTP	
Size	Document Number			Rev	0.1
		LA-XXXX			
Date:	Wednesday, August 14, 2013	Sheet	54	of	64


1.5Volt
 Frequency 1MHz
 TDC 0.65A
 Peak Current 0.93A
 OCP current 3.5A (Fix)



$$V_{FB} = 0.6V \quad V_o = V_{FB} * (1 + PR202 / PR204) = 0.6 * (1 + 30.1K / 20K) = 1.503V$$


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	<Issued_Date>	Deciphered Date	<Deciphered_Date>	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				Date: Wednesday, August 14, 2013	Sheet 55 of 64

+VCC_CORE




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


DELL CONFIDENTIAL/PROPRIETARY

			Compal Electronics, Inc.	
			Title PWR_PROCESSOR DECOUPLING	
Size	Document Number		Rev	
	LA-XXXX		0.1	
Date:	Wednesday, August 14, 2013		Sheet	57 of 64


Charger controller (40.1)
Support Component (40.2)



Dell feature




Adapter protection (39.7)
Dell feature: AC protect



Adapter Protection Circuit for Turbo Mode

E-dock power (41.2)
Dell feature: AC protect




DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.
PWR_Charger
LA-XXXX
Date: Wednesday, August 14, 2013 Sheet 58 of 64

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Charger (40.2)




Battery select (39.3)
Dell feature: Battery selector




EMI (47.1)





E-dock power(41.2)
Dell feature: Support dock




Edock controller(41.1), support component(41.2)
Dell feature: Support dock




Charger (37.1)
Dell feature: Peak power



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL, INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






SSI: 1.5V
After PT change to 1.35V


+VDDRP(1.35V)
TDC 2.94A
Peak Current 4.2A
OCP current 5A
Rds(on):13.5m ohm typ
Fsw 290 kHz when Rrf=470 Kohm

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

		Compal Electronics, Inc.	
		PWR_+1.5VDDR	
Size	Document Number	Rev	
	LA-9391P	0.1	
Date:	Wednesday, August 14, 2013	Sheet	62 of 64


Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	58	Adapter Protection Circuit	2013/1/30	Power	PC432 220pF is not popular part	Change to 0402 size	X00
2	59	P59-PWR_Selector	2013/2/4	Power	Battery voltage leakage to docking if only battery	Add: PD513, PQ526, PR565, PR540, PQ527, PU506, PC515	X00
3	56	Vcore fine tune	2013/2/7	Power	Vcore fine tune	Modify: PR306, PR301, PR333, PR328, PR325, PR322, PL300	X00
4	57	Vcorecapacitor reduce	2013/2/7	Power	Vcore output capacitor reduce	NC: PC371 ,PC386, PC370 ,PC382,PC383	X00
5	58	Charger	2013/2/18	Power	Reserve H_PROCHOT# delay time fine tune by soft ware	Add "MODULE_BATT_PRES#" and PR454(Cancel 3/19)	X00
6	59	P59-PWR_Selector	2013/2/26	Power	Adjust divider resistor for MOSFET	Change from 240K to 100K: PR503, PR528, PR544, PR565	X00
7	59	P59-PWR_Selector	2013/2/26	Power	Adjust divider resistor for MOSFET	Change from 47K to 240K: PR501, PR524, PR535, PR540	X00
8	59	P59-PWR_Selector	2013/2/26	Power	SUT will unexpected shut down if un-docking during S0/S3	Add: PQ528, PR566	X00
9	51	*PBAT_PRES# ESD fail	2013/3/4	Power	ESD PD1 fail, even connect 3.3V to VBUS pin	Change PD1 to PD1, PD2(TVNST52302AB0)	X00
10	59	P59-PWR_Selector	2013/3/6	Power	SB903380020 FDN338P derating fail	PQ500, PQ517,PQ520,PQ522,PQ526 change to SB000007900, PQ1change to SB000007900	X00
11	51	PC5 down size	2013/3/12	Power	PC5 down size	Change PC5 from 0805 to 0603 size	X00
12	51,59	AC_DIS# net change	2013/3/12	Power	AC_DIS# should high enable, not low enable	AC_DIS# change to AC_DIS	X00
13		EMC open issue	2013/3/18	Power	Add parts for EMI	PR606,PC615, PR632, PC628, PR706, PC705, PR324, PC307	X00
14	60, 62	PU600, PU601 VCC	2013/3/19	Power	DIS S3 power consumption voer 200mW	Add PR630 PR711, PR710 for reserve +5V_RUN	X00
15	61	Change DGPU output cap	2013/3/19	Power	For thermal issue change DGPU power output cap.-14"	Change PC683,PC684	X00
16	62	GPU DDR change to 1.35V	2013/3/19	Power	Change VDDR output voltage from 1.5V to 1.35V	Change PR707 from 11.5K to 9.1K	X00
17	54	+1.05V dynamic load test	2013/3/19	Power	+1.05V dynamic load over spec	Change PL150 from luH to 0.68uH	X00
18	58	Change output chock	2013/3/20	Power	Same as 14" for height limit	Charger output choke change to 2.2uH	X00
19	60	0 ohm resistor	2013/3/21	Power	0 ohm 1% vender is not correct in ISPD	Change PR621 0ohm from 1% to 5%	X00
20	54	1.05V dynamic over spec	2013/3/21	Power	1.05V dynamic over spec	Change PL150 from luH to 0.68uH	X00
21	59	Modify for Peak power	2013/3/21	Power	Modify schematic	PQ529, PQ518, PR527 and PR567	X00
22	NA	Reserve	Reserve	Power	Reserve	Reserve	X01
23	60	DGPU core output ripple	2013/5/10	Power	Output ripple with a low frequence ripple	+PWR_SRC do not include feedback via	X01
24	60	DGPU core output ripple	2013/5/10	Power	Output ripple with a low frequence ripple	+PWR_SRC do not include feedback via	X01
25	59	14* 組裝問題	2013/5/10	Power	PD512 太靠邊板	Move location	X01

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

			
Compal Electronics, Inc.			
Title		EE PIR(1)	
Size	Document Number	Rev	
	LA-XXXX	1.0	
Date:	Wednesday, August 14, 2013		Sheet 64 of 64


Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	56	14" Vcore find tune	2013/5/29	Power	14" Vcore find tune for LL and DIMON	PR328=2.4K->2.1K; PR333=30K->49.9K; PR301=390K->348K	X02
2	NA	Reserve	Reserve	Power	Reserve	Reserve	X02
3	58	EMI solution	2013/5/31	EMI	EMI: 200-225MHz boardband	Populate bead 120 ohm on PJP100 and PL301, populate 0.1uF on pc302 and pc700, 2200pF on pc701.	X02
4	58	EMI solution	2013/5/31	EMI	EMI: 200-225MHz boardband	PC419 add parallel PC441:2200pF and PC440: 0.1uF	X02
5	62	Thermal de-ratgin issue	2013/6/10	Power	MLCC are exceeded thermal derating criteria	Change to X6S/X7R: PC600, PC601, PC604, PC605, PC674, PC302, PC304, PC311, PC312, PC313, PC314	X02
6	59	Change part number	2013/6/6	Power	Part number -N0 is for other customer	PC505 SE043474KN0 change to SE043474K80	X02
7	NA	14" NPI report(4/19)	2013/6/6	Power	Co-lay need select 1 component	Del NC: PJP300, PL600, PJP1, PC66, PC707, PJP51, PJP400	X02
8		Selector	2013/5/30	Power	For 3V/5V volgate level, change VDS rating from 30V to 20V	PQ1, PQ518 change to 20V rating DMG2301U-7_SOT23-3	X02
9	62	14" DGPU DDR	2013/6/7	Power	Output capacitor PC709 not in PSL	Change to NCC: SF000003100	X02
XB							
1		Thermal de-ratgin issue	2013/7/10	Power	According QAD test result change MLCC back to X5R	PC674, PC302, PC304, PC311, PC312, PC313, PC314	X03
2		Change 0 ohm to short pad	2013/7/10	Power	Reduce part count	Except: PR321 and PR621	X03
3		Thermal de-ratgin issue	2013/7/10	Power	MLCC are exceeded thermal derating criteria	VAW30 change to X6S/X7R: PC302, PC304, PC311, PC312, PC313, PC314	X03

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

			
Compal Electronics, Inc.			
Title		EE PIR(1)	
Size	Document Number	LA-XXXX	
Date	Wednesday, August 14, 2013	Sheet	64 of 64
		Rev	1.0

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	34	USB3.0 Re-driver	13'0814	EE	Pull-up and Pull-down resistor	R2628, R2638, R2639, R2644	1.0
2	41	POWER BOTTON	13'0814	EE	Un-pop power botton.	SW5 and SW6	1.0
3	38	Board ID	13'0814	EE	Change board ID to REV. A00.	Change R392 to 8.2K ohm.	1.0
4	41	LED bright	13'0814	ME	change LED resistor to 300 ohm	R438, R436, R435, R433 and R429	1.0
5	38	AUDIO test fail	13'0814	EE	Audio resistor change from 9.1 ohm to 18 ohm	R162 and R166	1.0
6	42-46	GPU chip PN	13'0814	EE	Update P/N of GPU chip	Change P/N of UV1 to SA00006CB1L.	1.0
7	28	LAN chip P/N	13'0814	EE	Type change to T & R	Change P/N of U21 to SA000066W4L.	1.0
8	1	change R3 PN of PCB	13'0815	EE	change R3 PN of PCB	Change from DA8000WJ000 to DA8000WJ011	1.0
9	16	BT issue	13'0822	EE	Un-pop 0.47uF between "+PCH_VCCDSW3_3" and "+PCH_VCCDSW"	C413	1.0
10	36	EMI Request	13'0822	EMI	Add D2 on "Sleeve" & "Ring2" and connect to DGND		1.0

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

			
Compal Electronics, Inc.			
Title		EE PIR(1)	
Size	Document Number	Rev	
	LA-9832P	0.5	
Date:	Friday, August 30, 2013	Sheet	65 of 64

www.s-manuals.com