

MODEL NAME :ZAW12

PCB NO : LA-A691P

BOM P/N : DA60012B000 LA-A691P M/B
DA40001G410 LS-9105P POWER BUTTON/B
DA40001FP10 LS-9102P USB/B
DA40001FQ10 LS-9103P TP BUTTON/B
DA40001FR10 LS-9104P ODD/B

Dell / Compal Confidential

Schematic Document

AMD FP2 Richland Processor with DDRIII + Bolton M3 FCH
AMD VGA Sun XT

2013-05-23


Rev: 1.0

46@ : for 46 level
@ : Nopop Component
CONN@ : Connector Component
UMA@ : Only for UMA
DIS@ : Only for Discrete
GCLK@ : Green CLK implemented
NGCLK@ : Non Green CLK implemented
@3221: ALC 3221
@3223 : ALC 3223
EMC@ : EMC Parts
NEMC@ : EMC不上件

R1@ : R1 P/N for PCB
R3@ : R3 P/N for PCB
THR1@ : Thames-XT R1 P/N
THR3@ : Thames-XT R3 P/N
CHR1@ : Chelsea-Pro R1 P/N
CHR3@ : Chelsea-Pro R3 P/N
R@ : RTD2132-R
S@ : RTD2132-S
KBBL@ : KeyBoard Backlight

X76@ : VRAM Group
CH@ : Chelsea M2
SE@ : Seymour M2
TH@ : Thames-XT
Mars@ : Mars Pro M2
A4R1@ : A4 APU-R1
A6R1@ : A6 APU-R1
A8R1@ : A8 APU-R1
A8@ : A8 APU Symbol
Hud@ : HUDSON-M3
Bol@ : BOLTON-M3

Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Wednesday, July 10, 2013				Sheet 1 of 52




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block diagram
Size	Document Number	Rev		
	LA-9103P	1.0		
Date:	Wednesday, July 10, 2013	Sheet	2	of 52

Compal Confidential

Project Code : VAW03

File Name : LA-9103P



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FR&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9103P Date: Wednesday, July 10, 2013
			Rev	1.0
			Sheet	3 of 52

Board ID Table for AD channel

Vcc	3.3V +/- 5%				
Ra	100K +/- 5%				
Board ID	Rb	V _{AD_BID min}	V _{AD_BID typ}	V _{AD_BID max}	EC AD3
0	0	0 V	0 V	0.155 V	0x00-0x0C
1	8.2K +/- 5%	0.168 V	0.250 V	0.362 V	0x0D-0x1C
2	18K +/- 5%	0.375 V	0.503 V	0.621 V	0x1D-0x30
3	33K +/- 5%	0.634 V	0.819 V	0.945 V	0x31-0x49
4	56K +/- 5%	0.958 V	1.185 V	1.359 V	0x4A-0x69
5	100K +/- 5%	1.372 V	1.650 V	1.838 V	0x6A-0x8E
6	200K +/- 5%	1.851 V	2.200 V	2.420 V	0x8F-0xBB
7	NC	2.433 V	3.300 V	3.300 V	0xBC-0xFF

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0 SD028330280
4	
5	
6	
7	

USB PORT#	DESTINATION
0	USB conn.3 DEBUG PORT
1	MINI CARD (WLAN)
2	USB conn.4
3	NC
4	NC
5	NC
6	Card Reader
7	NC
8	NC
9	Camera
10	USB conn.2
11	NC
12	NC
13	USB conn.1

EC SM Bus1 address

EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	000 1011	11h 0x16	ADM1032ARMZ	100 1101	4Dh 0x9A
Charger IC	000 1001	09h 0x12	SB-TSI	100 1100	4Ch 0x98
			RTD2132	100 1010	4Ah 0x94
			GPU	100 0001	41h 0x82


SM Bus Controller 0 (FCH_SMB1 ~ FCH_SMB4, SMB_ALERT#)

Device	Address	HEX
APU SIC/SID (FCH_SMB3)		

SM Bus Controller 1 (FCH_SMB0)

Device	Address	HEX
DDR DIMM1 (FCH_SMB0)	1001-000xb	90
DDR DIMM2 (FCH_SMB0)	1001-001xb	92
WLAN (FCH_SMB0)		





Symbol Note :



CLK	DIFFERENTIAL	DESTINATION
	CLKOUT_PCIE0	None
	CLKOUT_PCIE1	None
	CLKOUT_PCIE2	10/100 LAN
	CLKOUT_PCIE3	MINI CARD WLAN
	CLKOUT_PCIE4	None
	CLKOUT_PCIE5	None
	CLKOUT_PCIE6	None
	CLKOUT_PCIE7	None
CLKOUT_PEG_B	None	

SATA	DESTINATION
SATA0	HDD
SATA1	ODD
SATA2	None
SATA3	None
SATA4	None
SATA5	None


PCI EXPRESS	DESTINATION
Lane 1	10/100 LAN
Lane 2	MINI CARD (WLAN)
Lane 3	None
Lane 4	None
Lane 5	None
Lane 6	None
Lane 7	None
Lane 8	None





LAN
WLAN



Item	Material P/N	Model DELL PN	Description	Vendor Contact Window
A4-5145M_Dual-Core,FP2(Group B),17W,Richland APU R1_ROH(Production)_HD 8310G	SA00006KC0L	VAW03	S IC A4 SERIES AM5145SHE23HL 2G BGA 813P	AMD
A4-5145M_Dual-Core,FP2(Group B),17W,Richland APU R3_ROH(Production)_HD 8310G	SA00006KC1L	8C6MV	S IC A4 SERIES AM5145SHE23HL 2G BGA 813P A31 I	AMD
A6-5345M_Dual-Core,FP2(Group B),17W,Richland APU R1_ROH(Production)_HD 8410G	SA00006KD0L	VAW03	S IC A6 SERIES AM5345SHE23HL 2.2G BGA 813P	AMD
A6-5345M_Dual-Core,FP2(Group B),17W,Richland APU R3_ROH(Production)_HD 8410G	SA00006KD1L	VGDH2	S IC A6 SERIES AM5345SHE23HL 2.2G BGA 813P A31 I	AMD
A8-5545M_Quad-Core,FP2(Group B),19W,Richland APU R1_ROH(Production)_HD 8510G	SA00006KE0L	VAW03	S IC A8 SERIES AM5545SHE44HL 1.7G BGA 813P	AMD
A8-5545M_Quad-Core,FP2(Group B),19W,Richland APU R3_ROH(Production)_HD 8510G	SA00006KE1L	Y53MJ	S IC A8 SERIES AM5545SHE44HL 1.7G BGA 813P A31 I	AMD
A10-5745M_Quad-Core,FP2(Group B),25W,Richland APU R1_ROH(Production)_HD 8610G	SA00006KH0L	VAW03	S IC A10 SERIES AM5745SIE44HL 2.1G BGA 813P	AMD
A10-5745M_Quad-Core,FP2(Group B),25W,Richland APU R3_ROH(Production)_HD 8610G		缺 DPN		AMD






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title
				FP2 PCIE/UMI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT CUSTOMER SERVICE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Wednesday, July 10, 2013				Sheet 5 of 52








TRINITY-A8-SERIES_BGA813

A8@





Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9103P Date: Wednesday, July 10, 2013
Page 6 of 52 Rev 1.0				




Aux signal are re-configured as I2C signals for DDC. APU AUX pin are 3.3V tolerant
 Default follow PAWGX setting for pull-high resistor value

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9103P	1.0
				Date: Wednesday, July 10, 2013	Sheet 7 of 52

Power Name	Consumption
VDD	
+APU_CORE	60A
VDDNB	
+APU_CORE_NB	29A
VDDIO	
+1.5V	3.2A
VDDP / VDDR	
+1.2VS	5A / 3.5A
VDDA	
+2.5VS	0.5A



$$(330\mu F \cdot 6.3V \cdot 4.2L \cdot ESR17m) * 1 = (SF000002Z00)$$



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9103P
Date: Wednesday, July 10, 2013				Rev 1.0


HPD

Panel PWM


Translator HPD





7 DP_INT_PWM



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title	FP2 DDRIII Memory I/F	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0	Date: Wednesday, July 10, 2013
				Document Number	LA-9103P	Sheet 9 of 52








- DDRA_SDQ[0..63] 6
- DDRA_SDM[0..7] 6
- DDRA_SMA[0..15] 6



Reverse H:4mm
 <Address: 00>


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title	DDRIII SO-DIMM 1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				File No.	Document Number
				Customer	LA-9103P
				Date:	Wednesday, July 10, 2013
				Sheet	10 of 52





Reserve H:8mm
 <Address: 01>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title	DDRIII SO-DIMM 2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
File No	Document Number	Customer	Part Number	Rev	1.0
				Date	Wednesday, July 10, 2013
				Sheet	11 of 52


R90/ C146 close to FCH






Move PCIe device to APU. 20110819





For PCIe device reset on FS1 (GFX, LAN, WLAN, LVDS Tris) APU_PCIE_RST# : Reset PCIe device on APU



R692/ C790 close to FCH





APU_PG/APU_RST#/LDT_STP# : OD pin DMA_ACTIVE# : IN/OD_0.8V threshold PROCHOT# : IN, 0.8V threshold LDT_STP : No use, NC DMA active. The FCH drives the DMA_ACTIVE# to APU to notify DMA activity. This will cause the APU to reestablish the UMI link quicker.




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title	FCH PCIe/CLK/PCI/LPC/RTC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED OR THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	LA-9103P			Rev	1.0
Date	Wednesday, July 10, 2013			Sheet	12 of 52

4MB SPI ROM & Non-share ROM.



GBE_PHY_INTR
Pulled-up to +3.3V_S5 with a 10-KΩ 5% resistor.
FCH SCL v1.20 #19-85

Removed RGMII/MII support and updated termination requirements for GBE_COL, GBE_CRS, GBE_RXERR and GBE_MDIO when RGMII/MII interface is not used.
FCH DGv1.20 / SCL v1.20



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title	FCH SATA/SPI/VGA/HWM/SD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FCH CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
File No.	Document Number	Date		Rev	1.0
	LA-9103P	Wednesday, July 10, 2013		Sheet	13 of 52

PCIE_RST2 : Reset PCIe device on Hudson3

U2D

Hudson-2


USB

GPIO

RP AUDIO

EMBEDDED CTRL

Root



THERMTRIP:
Need level shift from +3VALV to +1.5V
Note: Ensure FCH internal pull-up resistor to +3.3V S5 is disabled to prevent leakage when APU is powered down.


For FCH internal debug use


Resistor values and labels:
RH79 1 2.2K 0402 5% FCH_SCLK0
RH80 1 2.2K 0402 5% FCH_SDATA0
RH82 1 2.10K 0402 5% WD_PWRGD
RH83 1 2.10K 0402 5% ODD_DETECT#
RH84 1 2.82K 0402 5% WLAN_CLKREQ#
RH87 1 2.82K 0402 5% LAN_CLKREQ#

BOARD Config.	GPIO189	GPIO190	Function
	0	0	DIS-PX4
	0	1	Reserved
	1	0	DIS-PURE
	1	1	UMA

Hud@

G-EVENT[2:23]: VDDIO_33_S, S5 domain
GPIO[0:80]: VDDIO_33_PCGIEP, S0 domain
GPIO[161:229]: VDDIO_33_S, S5 domain





LDO_CAP: Internally generated 1.8V supply for the RGB outputs

For A11: Cap = 1nF
For A12, Cap = DN1

+VDDXL_3.3V
Tie to +3.3V_S5 rail if USB3 Wake is supported; otherwise, tie to +3.3V_S0 rail.
Hudson-2 designs: Tie to +3.3V_S0 rail.

AMD reply:
VDDAN_33_HWM_S: Please connect it to +3.3V_S5 directly if HWM is not used.

VDDIO_AZ_S should be tied to +3.3/1.5V_S5 rail if Wake on Ring is supported

For FCH M2 - BOM option
VDDAN_11_SSUSB_S / VDDCR_11_SSUSB_S
Connected to VSS.

Security Classification				Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title		FCH-PWR		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								
Date						Wednesday, July 10, 2013		
Page						15 of 52		
Rev						1.0		
Part Number						LA-9103P		




DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

STRAP PINS

	PCI_CLK1	PCI_CLK3	PCI_CLK4	CLK_PCI_EC	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 <i>DEFAULT</i>	USE DEBUG STRAPS	NON FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED <i>DEFAULT</i>	LPC ROM	S5 PLUS MODE DISABLED <i>DEFAULT</i>
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP <i>DEFAULT</i>	FUSION CLOCK MODE <i>DEFAULT</i>	EC DISABLED <i>DEFAULT</i>	CLKGEN DISABLE	SPI ROM <i>DEFAULT</i>	S5 PLUS MODE ENABLED










	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL <i>DEFAULT</i>	DISABLE ILA AUTORUN <i>DEFAULT</i>	USE FC PLL <i>DEFAULT</i>	USE DEFAULT PCIE STRAPS <i>DEFAULT</i>	DISABLE PCI MEM BOOT <i>DEFAULT</i>
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-9103P
				Rev 1.0
Date: Wednesday, July 10, 2013				Sheet 16 of 52

Power Consumption:


- Pin22 (DPV33) < 20mA
- Pin 11 (DP_V12) < 100mA
- Pin 15 (SWR_VCCK) < 100mA (layout trace > 60 mil)
- Pin 17 (SWR_LX) < 600mA (layout trace > 60 mil)
- Pin 18 (SWR_VDD) < 200mA (layout trace > 40 mil)
- Pin 22 (PVCC) < 50 mA
- Pin 43 (VCCK) < 50mA




		Pin47 MIIC_SDA	
		0	1
Pin48	MIIC_SCL	0	x
		1	ROM
			EEPROM




LCD PWR CTRL




LCD backlight PWR CTRL




Wedcam PWR CTRL



LVDS Conn.






* Reserved for EMI/ESD/RF need to close to JLVDS







Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	LA-9103P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Wednesday, July 10, 2013				Sheet 18 of 52

7	DP2_TXN3	CV32	EMC@	0.0402 5%	TMDS TXCN
7	DP2_TXP3	CV33	EMC@	0.0402 5%	TMDS TXCP
7	DP2_TXN2	CV36	EMC@	0.0402 5%	TMDS TXCN
7	DP2_TXP2	CV37	EMC@	0.0402 5%	TMDS TXCP
7	DP2_TXN1	CV38	EMC@	0.0402 5%	TMDS TXCN
7	DP2_TXP1	CV39	EMC@	0.0402 5%	TMDS TXCP
7	DP2_TXN0	CV40	EMC@	0.0402 5%	TMDS TXCN
7	DP2_TXP0	CV41	EMC@	0.0402 5%	TMDS TXCP




46@ ROYALTY HDMI W/LOGO

Part Number	Description
R000000023M	HDMI W/Logo:R000000023M



CV365, CV367
Please close APU side

SLG3NB244VTR SA000057I00 Intel-UMA
 SLG3NB300VTR SA00005RS00 Intel-DIS
 SLG3NB302VTR SA00006D500 AMD-DIS
 SLG3NB238VTR SA00005D000 AMD-UMA




Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Wednesday, July 10, 2013			Sheet 20 of 52	Document Number LA-9103P



5 PCIE_CTX_GRX_P7.0] PCIE_CTX_GRX_P7.0]
 5 PCIE_CTX_GRX_N7.0] PCIE_CTX_GRX_N7.0]


PCIE_CRX_GTX_P7.0] PCIE_CRX_GTX_P7.0] 5
 PCIE_CRX_GTX_N7.0] PCIE_CRX_GTX_N7.0] 5

GFX PCIE LANE REVERSAL







LVDS Interface





SUN GPU GPIO1, 2, 7, 11, 12, 13, 14, 18 - NC pin

STRAPS





CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1= INSTALL 10K RESISTOR
X= DESIGN DEPENDANT
NA= NOT APPLICABLE

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	POE FULL TX OUTPUT SWING 0: 50% swing 1: Full swing	X
TX_DEEMPH_EN	GPIO1	POE TRANSMITTER DE-EMPHASIS 0: disable 1: enable	X
REVD	GPIO2	Advertises PCIe speed when compliance test	0
REVD	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
REVD	GPIO21	RESERVED	0
BIOS_ROM_LEN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0: disable 1: enable
ROMCFG(2)	GPIO(3:1:1)	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XXX
VP_DEVICE_STRAP_ENA	VSYNCC	IGNORE VP DEVICE STRAPS	0
REVD	HSYNCC	RESERVED	0
REVD	GENERICC	RESERVED	0
AUD(1)	HSYNCC	AUD(1)AUD(0) 0: 0 No audio function 1: Audio for DisplayPort and HDMI if dangle is detected	11
AUD(0)	VSYNCC	1: 0 Audio for DisplayPort only 1: 1 Audio for both DisplayPort and HDMI	0

AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET

GPIO21	HSYNCC	GENERICC	GPIO2	GPIO8
--------	--------	----------	-------	-------



TX_PWRS_ENB	GPIO1	Transmitter Power Saving Enable
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable

MLPS Bit	strap	AMD recommended setting
PS0:	11001	RV243=8.45K RV201=2K CV335=NC
PS1:	11000	RV237=NC RV238=4.75K CV329=NC
PS2:	00000	RV239=NC RV240=4.75K CV331=0.68u


[] Via call back function: [V] Reading from GPIO/LCDDATA pins: PS 3

ID	Memory Type	Configuration	Row x Col x Bank bits	Channel Size	VPN	Channel Size
0	Samsung K4W2G1646E-BC11	128Mx16x8PCS	14x10x8	2G	K4W2G1646E-BC11	2488G
1	Samsung K4W2G1646E-BC11	128Mx16x4PCS	14x10x8	1G	K4W2G1646E-BC11	
2	Micron MT41K128M16JT-107G:K	128Mx16x4PCS	14x10x8	1G	MT41K128M16JT-107G:K	
3	Hynix H5TC2G63FFR-11C	128Mx16x4PCS	14x10x8	1G	H5TC2G63FFR-11C	
4	Samsung K4W4G1646B-HC11	256Mx16x4PCS	15x10x8	2G	K4W4G1646B-HC11	
5	Micron MT41K256M16HA-107G:E	256Mx16x4PCS	15x10x8	2G	MT41K256M16HA-107G:E	
6	Hynix H5TC4G63AFR-11C	256Mx16x4PCS	15x10x8	2G	H5TC4G63AFR-11C	


PS_3 CONFIG [2:0]

ID	RV241	RV242	Bits[3:1]	Memory Type	Configuration	Row x Col x Bank bits	Channel Size	VPN	DPN
0	NC	4750	000	Samsung-DDR3	128M x 16 8PCS	14 x 10 x 8	2G	K4W2G1646E-BC11	2488G
1	8450	2000	001	Samsung-DDR3	128M x 16 4PCS	14 x 10 x 8	1G	K4W2G1646E-BC11	
2	4530	2000	010	Micron-DDR3	128M x 16 4PCS	14 x 10 x 8	1G	MT41K128M16JT-107G:K	
3	6980	4990	011	Hynix-DDR3	128M x 16 4PCS	14 x 10 x 8	1G	H5TC2G63FFR-11C	
4	4530	4990	100	Samsung-DDR3	256M x 16 4PCS	15 x 10 x 8	2G	K4W4G1646B-HC11	
5	3240	5620	101	Micron-DDR3	256M x 16 4PCS	15 x 10 x 8	2G	MT41K256M16HA-107G:E	
6	3400	10000	110	Hynix-DDR3	256M x 16 4PCS	15 x 10 x 8	2G	H5TC4G63AFR-11C	
7	4750	NC	111						

VGA Thermal Sensor ADM1032ARMZ
Closed to GPU



Internal VGA Thermal Sensor





PX_MODE=1 for Normal Operation


PX_MODE=0 for BACO mode to shut down power rails except VDDR3, PCIE_VDDC and 1.8V rail

Switch circuits in BACO desings for Thames/Seymour only


55mA@1.0V, in BACO mode



+3.3VS TO +3.3VGS




+1.5V TO +1.5VGS




Note:
 PX4.0 +VGA_CORE, VDDCI, +1.5VGS OFF
 PX4.0 +3VGS, +1.0VGS, +1.8VGS ON
 PX5.0 +3VGS, +VGA_CORE, VDDCI, +1.5VGV, +1.0VGS, +1.8VGS OFF


Power Sequence of Thames and Chelsea



Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	ATI ThamesXT_M2_BACO POWER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-9103P
Date: Wednesday, July 10, 2013				Rev 1.0
Sheet 23 of 52				



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	ATI ThamesXT M2_PWR_GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DEPARTMENT OR DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Rev	1.0	Docu	LA-9103P	Rev	1.0
Date:	Wednesday, July 10, 2013	Sheet	24	of	52




For Thames/Seymour BIF_VDDC is connected to VDDC in non BACO designs in BACO designs, switch circuits is required so that when GPU is operating, BIF_VDDC is connected to VDDC, while in BACO mode, BIF_VDDC is connected to +1.0V

For MARS/VENUS/HEATHROW/CHELSEA BIF_VDDC should be connected with 0.95V

On Heathrow/Chelsea/Venus/Mars only
PCIe_VDDC : 0.95V @ 1.3A (GEN3.0)

VDDCI and VDDC should have separate regulators with a merge option on PCB
For Madison, Park, Capilano, Robson, Seymour and Whistler, VDDCI and VDDC can share one common regulator




Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	ATI ThamesXT M2 Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Doc No	Document Number	Rev	LA-9103P	1.0	
Date	Wednesday, July 10, 2013	Sheet	25	of 52	




Co-lay Thames/Mars Pro/Chelsea

	Thames M2	Mars Pro	Chelsea M2
RV129	POP	@	@
RV130	@	@	@
RV131	POP	@	@
RV132	@	@	@
RV134	POP	@	@
RV135	POP	@	@
RV206	@	MARS@	@
RV205	@	@	POP

This basic topology should be used for DRAM_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and | Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM load and board to pass Reset Signal Spec. Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2





CHANNEL A: 256MB/512MB DDR3








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title	
				ATI ThamesXT M2 VRAM A	
Size		Document Number		Rev	
		LA-9103P		1.0	
Date: Wednesday, July 10, 2013				Sheet 27 of 52	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


CHANNEL B : 256MB/512MB DDR3




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title	ATI ThamesXT M2 VRAM B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	LA-9103P		Rev	1.0
Date:	Wednesday, July 10 2013	Sheet	26	of	52







DL11 as close as possible to C27 and C32



reserve for China Go-rural



SP011207090
DC234004V00 (OLD)



3.3V : Enable switching regulator
0V : Disable switching regulator

10/100 : 100@ (LDO mode used)



Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	LAN RTL8105E
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	1.0	
Date	Wednesday, July 10, 2013	Sheet	29 of 52	

Compal Electronics, Inc.


LAN RTL8105E

LA-9103P



Wednesday, July 10, 2013 Sheet 29 of 52





JACK_PLUG# RA4 1 100K 0.402 5% JACK_SENSE#
Reserve for cancel Delay circuitis



Place on the moat between GND & GNDA.







SM01000BV00
need CIS symbol







CA33 and CA39 change to 9.31K
SD03493118L (S RES 1/16W 9.31K +-1% 0402)
Audio Vender request

Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Document Number LA-9103P				Date: Wednesday, July 10, 2013 Sheet 30 of 52



拉MS_D2_SD_CLK到Conn pin 14 SD_CLK
再打Via拉到pin 10 MS_D2


拉MS_CLK_SD_WP到Conn pin 5 MS_CLK
再打Via拉到pin 22 SD_W




Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF READER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Card Reader RTS5179 Document Number LA-9103P Date: Wednesday, July 10, 2013 Sheet 31 of 52
				Rev 1.0

SATA HDD Conn.




+5V_HDD Source



ODD BTB Conn.











ODD Power Control




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	HDD/ODD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Sheet	32	of 52
Date: Wednesday, July 10, 2013			Document Number	LA-9103P	
			Rev	1.0	




9/20 OAK Intel USB3.0 issue
 Change LI1, LI3, LI4, LI6 Part
 PN: from SM01002080L (S SUPPRE_MURATA DLW21SN900SQ2L 0805)
 To SM070000580 (S COM FL_CHENG HANN WCM2012F2SF-670T04)
 1/22 Change LI1, LI3, LI4, LI6 Part
 PN: from SM070000580 (S COM FL_CHENG HANN WCM2012F2SF-670T04)
 To SM070001E00 (S COM FL_MURATA DLW21SN900HQ2L)-Main
 To SM070001S00 (S COM FL_KINGCORE WCM-2012HS-900T)-2nd





Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Rev	USB3.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Document Number	Rev
				LA-9103P	1.0	
				Date:	Wednesday, July 10, 2013	Sheet 33 of 52



USB conn. 3




USB conn. 4




Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	MB to USB2.0 DB
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number: LA-9103P Date: Wednesday, July 10, 2013
Sheet 34 of 52				Rev 1.0

Mini WLAN/WIMAX H=6.7




CC47靠近wlan connector




R111, R112
Please Close to JMINI


HDD LED




Battery LED





Power LED



Wireless LED




Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Mini Card/LED
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Wednesday, July 10, 2013	Sheet	35	of 52







Analog Board ID definition, Please see page 4.

RE34, RE38 Please Close to UE1




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	EC ENE-KB9012	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	LA-9103P		Rev	1.0	
Date	Wednesday, July 10, 2013		Sheet	36 of 52	

Screw Hole



APU Screw Hole



GPU Screw Hole









FAN Screw Hole




ODD Screw Hole

Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9101P Date: Wednesday, July 10, 2013
				Rev 1.0 Sheet 37 of 52







Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9103P Date: Wednesday, July 10, 2013
				Rev 1.0
				Sheet 38 of 52

+5VALW to +5VS
+3VALW to +3VS




CTx (pF)	RISE TIME (µs)	
	5V	3.3V
0	124	88
220	481	323
470	855	603
1000	1724	1185
2200	3328	2240
4700	7459	4950
10000	16059	10835






Version Change List (P. I. R. List)

<i>Item</i>	<i>Page#</i>	<i>Title</i>	<i>Date</i>	<i>Request Owner</i>	<i>Issue Description</i>	<i>Solution Description</i>	<i>Rev.</i>
1	08,11,12	DIMM	11/07/28	COMPAL	The M3 traces are routed to the Sandy Bridge Processor reserved pins for DDR3 VREF	Intel CHKLST Rev1.5 required	0.1
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							




PBATT1 battery connector (Follow E3)

- SMART Battery:**
 01.GND1
 02.GND2
 03.BAT_ALERT
 04.SYS_PRES
 05.BATT_PRS
 06.DAT_SMB
 07.CLK_SMB
 08.BATT1 +
 09.BATT2+




PH900 under CPU bottom side :
 CPU thermal protection at 98 degree C

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/14	Deciphered Date	2013/03/12	Title	PWR-DCIN / BATT CONN / OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	0.1		
Date:	Wednesday, July 10, 2013	Sheet	41	of	52



Security Classification		Compal Secret Data	
Issued Date	2012/03/14	Deciphered Date	2013/03/12
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			

Compal Electronics, Inc.			
Title PWR-Charger			
Size	Document Number	Rev	
	LA-9103P	0.1	
Date:	Wednesday, July 10, 2013	Sheet	42 of 52



3.3VALWP
 TDC 5.4A
 Peak Current 7.7A
 OCP current 9.2A
 TYP MAX
 H/S Rds (on) : 23.2mohm , 27.8mohm
 L/S Rds (on) : 11.5mohm , 14mohm


5VALWP
 TDC 5.6A
 Peak Current 8A
 OCP current 9.6A
 TYP MAX
 H/S Rds (on) : 23.2mohm , 27.8mohm
 L/S Rds (on) : 11.5mohm , 14mohm

Security Classification	Compal Secret Data		Title	
Issued Date	2012/03/14	Deciphered Date	2013/03/12	PWR 3.3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF P&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date: Wednesday, July 10, 2013				Sheet 43 of 52


1.5VP
 TDC 11A
 Peak Current 16A
 OCP current 19A
 TYP MAX
 H/S Rds (on) : 23.2mohm , 27.8mohm
 L/S Rds (on) : 7mohm , 8.4mohm

0.75VSP
 TDC 0.7A
 Peak Current 1A
 OCP Current 1.2A

+1.5VGPU
 TDC 5.6A
 Peak Current 8A
 OCP current 9.6A




Security Classification	Compal Secret Data		Title	
Issued Date	2012/03/14	Deciphered Date	2013/03/12	PWR +1.5VP/+1.5VGPUP/0.75VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9103P Date: Wednesday, July 10, 2013
				Rev 0.1
				Sheet 44 of 52



<V_o=1.8V> VFB=0.6V
 $V_o = VFB * (1 + PR401 / PR400) = 0.6 * (1 + 20K / 10K) = 1.8V$


+1.8VSP
 TDC 1.4A
 Peak Current 2A
 OCP current 2.4A




1.1V
 TDC 3.5A
 Peak Current 5A
 OCP current 6A

	TYP	MAX
H/S R _{ds} (on)	: 27mohm	, 34mohm
L/S R _{ds} (on)	: 11mohm	, 14mohm


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/03/14	Deciphered Date	2013/03/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-1.8VSP/1.1VALWP		
				Size	Document Number	Rev
					LA-9103P	0.1
Date: Wednesday, July 10, 2013		Sheet 45 of 52				



1.2V
TDC 6A
Peak Current 8.5A
OCP current 10A
TYP MAX
H/S Rds (on) : 23.2mohm , 27.8mohm
L/S Rds (on) : 11.5mohm , 14mohm



Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/14	Deciphered Date	2013/03/12	Compal Electronics, Inc. PWR-1.2VSP/2.5VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9103P Date: Wednesday, July 10, 2013 Sheet 46 of 52	
				Rev	0.1





+VGA_CORE
 TDC 22A
 Peak Current 30A
 OCP current 36A
 FSW=350kHz
 DCR 1.4mohm +/-5%
 Loadline = 1.5mohm


+VGA_PCIE
 TDC 3.6A
 Peak Current 5.2A
 OCP current 6A


Mars Pro

GPU_VID5 (GPIO_10)	GPU_VID4 (GPIO_14)	GPU_VID3 (GPIO_15)	GPU_VID2 (GPIO_16)	GPU_VID1 (GPIO_20)	Core Voltage Level
0	1	1	1	1	1.125V
1	0	0	0	0	1.1V
1	0	0	0	1	1.075V
1	0	0	1	0	1.05V
1	0	0	1	1	1.025V
1	0	1	0	0	1V
1	0	1	0	1	0.975V
1	0	1	1	0	0.95V
1	0	1	1	1	0.925V
1	1	0	0	0	0.9V
1	1	0	0	1	0.875V
1	1	0	1	0	0.85V
1	1	0	1	1	0.825V
1	1	1	0	0	0.8V
1	1	1	0	1	0.775V



	Thames	Mars Pro
VGA_PCIE	1.0V	0.95V
PR832	6.81K	5.9K








APU_CORE_NB
TDC 22A
 Peak Current 33 A
 OCP current > 33A
 Load line -4mV/A
 FSW=300kHz
 DCR 1.4mohm +/-5%
 TYP MAX
 H/S Rds (on) : 11.7mohm , 14mohm
 L/S Rds (on) : 2.7mohm , 3.3mohm


APU_core
TDC 22A(1H1L) 26.4A(1H2L)
 Peak Current 35A
 OCP current > 35A
 Load line -2.1mV/A
 FSW=300kHz
 DCR 1.4mohm +/-5%
 TYP MAX
 H/S Rds (on) : 11.7mohm , 14mohm
 L/S Rds (on) : 2.7mohm , 3.3mohm

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/14	Deciphered Date	2013/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9103P	0.1
				Date: Wednesday, July 10, 2013	Sheet 49 of 52



Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/14	Deciphered Date	2013/03/12	PWR PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9103P	Rev 0.1
				Date: Wednesday, July 10, 2013	Sheet 50 of 52

Power block



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/03/14	Deciphered Date	2013/03/12	Title	PWR POWER BLOCK DIAGRAM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9103P	Rev 0.1
				Date:	Wednesday, July 10, 2013	Sheet 51 of 52

Version Change List (P. I. R. List)

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	42	Charger	2013/07/08	Compal	EMI power noise.	Pop PC106 0.1uF for EMI reqesst.	X01
2	44	+1.5VP	2013/07/08	Compal	EMI power noise/ESD issue.	Pop PR303 4.7ohm and PC312 680pF for EMI reqesst. Add PC317 0.1uF for ESD request.	X01
3	49	+APU_CORE/APU_CORE_NB	2013/07/08	Compal	EMI power noise/ESD issue.	Add PR703 0.1uF and PC704 0.1uF for EMI reqesst. Pop PC736 0.1uF for ESD request.	X01
4	46	+1.2VSP	2013/07/08	Compal	ESD issue.	Add PC505 0.1uF for ESD reqesst.	X01
5	47	3.3VALWP/5VALWP	2013/07/08	Compal	ESD issue.	Add PC222,PC223,PC224,PC225,PC226,PC227 0.1uF for ESD reqesst.	X01

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/03/14	Deciphered Date	2013/03/12	Title	PWR_PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9103P	
				Date:	Wednesday, July 10, 2013	Rev 0.1
				Sheet 52 of 52		

www.s-manuals.com