

Compal Confidential


QCL10 Schematics Document

AMD APU Trinity FS1r2 + FCH Hudson-M3 + GPU Seymour/Thames XT

2012-07-13

REV: 1.0 (A00)

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA8251P
				Date:	Monday, July 16, 2012
				Rev	1.0
				Sheet	1 of 50



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title
				Block Diagrams
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA8251P Date: Monday, July 16, 2012
				Rev 1.0 Sheet 2 of 50

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for APU	ON	OFF	OFF
+APU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+1.5V	1.5V power rail for APU VDDIO and DDR	ON	ON	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF
+1.2VS	1.2V (VDDR, VDDP) switched power rail for APU	ON	OFF	OFF
+2.5VS	2.5V for APU VDDA	ON	OFF	OFF
+1.1VALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+1.5VGS	1.5V switched power rail	ON	OFF	OFF
+1.8VGS	1.8V switched power rail	ON	OFF	OFF
+1.0VGS	1.0V switched power rail for VGA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

FCH Hudson-M3 SATA Port List

SATA0	HDD
SATA1	ODD
SATA2	NC
SATA3	NC
SATA4	NC
SATA5	NC

Comal PCIE Port List

APU	PCIE0	LAN
	PCIE1	WLAN
	PCIE2	ExCARD
	PCIE3	NC
FCH	PCIE0	NC
	PCIE1	NC
	PCIE2	NC
	PCIE3	NC

FCH Hudson-M3 USB Port List

USB1.1	
Port0	NC
Port1	NC
USB2.0	
Port0	DEBUG PORT
Port1	WLAN
Port2	NC
Port3	FingerPrint
Port4	NC
Port5	NC
Port6	NC
Port7	CardReader
Port8	ExCARD
Port9	CAM
Port10	LP1
Port11	LP2
Port12	RP1
Port13	RP2

FCH Hudson-M3 USB Port List

Port0	LP1
Port1	LP2
Port2	RP1
Port3	RP2

EC SM Bus1 address

EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	000 1011	11h 0x16	ADM1032ARMZ	100 1101	4Dh 0x9A
Charger IC	000 1001	09h 0x12	SB-TSI	100 1100	4Ch 0x98
			RTD2136	100 1010	4Ah 0x94
			GPU	100 0001	41h 0x82

SM Bus Controller 0

(FCH_SMB1 ~ FCH_SMB4, SMB_ALERT#)

Device	Address	HEX
APU SIC/SID (FCH_SMB3)		

SM Bus Controller 1

(FCH_SMB0)

Device	Address	HEX
DDR DIMM1 (FCH_SMB0)	1001-000xb	90
DDR DIMM2 (FCH_SMB0)	1001-001xb	92
WLAN (FCH_SMB0)		

BOM Structure

UMA@ : UMA only
DIS@ : DIS muxluss
45@ : 45 Level
9012@: EC9012
930@: EC930
INS@: Inspiron
VOS@: Vostro
M2@: FCH M2
M3@: FCH M3
FFS@: FreeFallSensor
EXP@: Express Card
FP@: FingerPrint
EMC@: EMI&ESD part
SE@: SEYMOUS GPU
CH@: Chelsea GPU
X76@: VRAM
H2G@: Hynix 2G
S2G@: Samsung 2G
R1@: R1 P/N for FCH,PCB
TMSR1@: R1 P/N for GPU,VRAM
R3@: R3 P/N for FCH,PCB
TMSR3@: R3 P/N for GPU,VRAM

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FCH TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
			Document Number	Rev
			LA8251P	1.0
			Date	Monday, July 16, 2012
			Sheet	3 of 50

Power-Up/Down Sequence

- All the ASIC supplies, except for VDDR3, must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. There is no timing requirement on the ramp up of VDDR3 relative to other power rails.
- The external pull-up resistors on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.

VDDR3(3.3VGS)

PCIE_VDDC(1.0V)

VDDR1(1.5VGS)

VDDC/VDDCI(1.12V)

VDD_CT(1.8V)


PERSTb

REFCLK

Straps Reset

Straps Valid

Global ASIC Reset




Without BACO option :

PE_GPIO0 : Low -> Reset dGPU ; High ->Normal operation
 PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON



BACO option :

PE_GPIO0 : High ->Normal operation (dGPU is not reset on BACO mode)
 PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)




dGPU Power Pins	Voltage	PX 3.0	BACO Mode	Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD, DP[D:A]_VDD18, AVDD, VDD1D1, A2VDDQ, VDD2D1, DPLL_PVDD, MPV18, and SPV18	1.8V	OFF	ON	1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and SPV10	1.0V	OFF	ON	775mA
PCIE_VDDC	1.0V	OFF	ON	1.1A
VDDR3	3.3V	OFF	ON	60mA
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode)	Same as VDDC	OFF	ON Same as PCIE_VDDC	70mA
VDDR1	1.5V	OFF	OFF	1.2A
VDDC/VDDCI	TBD	OFF	OFF	28








Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	dGPU Block Diagram	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	LA8251P	1.0
				Date:	Monday, July 16, 2012	Sheet 4 of 50





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA8251P Date: Monday, July 16, 2012
				Rev 1.0 Sheet 5 of 50



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title
				FS1r2 DDRIII Memory I/F
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT CUSTOMER SERVICE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Monday, July 16, 2012	Sheet	6 of 50	









CPU TSI interface level shift



Aux signal are re-configured as I2C signals for DDC. APU AUX pin are 3.3V tolerant Default follow PAWGX setting for pull-high resistor value

Security Classification	Compal Secret Data		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	FS1r2 Display/MISC/HDT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				File No.	Document Number	Rev
				Customer	LA8251P	1.0
				Date:	Monday, July 16, 2012	Sheet 7 of 50

Power Name	Consumption
VDD +APU_CORE	60A
VDDNB +APU_CORE_NB	29A
VDDIO +1.5V	3.2A
VDDP / VDDR +1.2VS	5A / 3.5A
VDDA +2.5VS	0.5A




$$(330\mu F \cdot 2.5V \cdot 1.9L_{ESR15m}) * 1 = (SGA0002280)$$

U1F		
J20	VSS_1	A19
L4	VSS_2	A21
R7	VSS_3	A23
W18	VSS_4	A25
A15	VSS_5	A7
AB17	VSS_6	A4
AC22	VSS_7	A7
AE21	VSS_8	AB13
AF24	VSS_9	AB15
AH23	VSS_10	AB19
AD25	VSS_11	AB21
B7	VSS_12	AB23
C14	VSS_13	AB25
C16	VSS_14	AB27
C2	VSS_15	AB9
C20	VSS_16	AC14
C22	VSS_17	AC15
C24	VSS_18	AC18
C26	VSS_19	AC20
C28	VSS_20	AC24
D13	VSS_21	AC26
D15	VSS_22	AC28
D17	VSS_23	AC4
D19	VSS_24	AC7
D23	VSS_25	AD9
D25	VSS_26	AE13
D27	VSS_27	AE15
E4	VSS_28	AE17
E6	VSS_29	AE19
F14	VSS_30	N10
F16	VSS_31	N4
F18	VSS_32	N7
F20	VSS_33	N10
F22	VSS_34	R10
F24	VSS_35	R4
F26	VSS_36	T11
F28	VSS_37	T9
G13	VSS_38	T10
G15	VSS_39	T18
G17	VSS_40	U4
G19	VSS_41	U7
G21	VSS_42	V11
G23	VSS_43	V12
G25	VSS_44	AE23
G4	VSS_45	AE25
J22	VSS_46	AE27
J24	VSS_47	AE4
J4	VSS_48	AE7
J7	VSS_49	AF14
K11	VSS_50	AF16
K14	VSS_51	AF18
K9	VSS_52	AF20
AC11	VSS_53	AF22
L19	VSS_54	AF26
L7	VSS_55	AF28
G23	VSS_56	AF9
MT1	VSS_57	AG4
AF11	VSS_58	AG7
V9	VSS_59	AH13
V9	VSS_60	AH17
W16	VSS_61	AH19
W4	VSS_62	AH17
W7	VSS_63	AH21
Y11	VSS_64	AH21
Y20	VSS_65	P9
Y22	VSS_66	C18
Y9	VSS_67	D21
A17	VSS_68	W14
A13	VSS_69	W14
K16	VSS_70	C7
F24	VSS_71	E8
H7	VSS_72	K18
G8	VSS_73	W12
H7	VSS_74	W12
J8	VSS_75	W12
J8	VSS_76	W12
J8	VSS_77	W12
J8	VSS_78	W12
J8	VSS_79	W12
J8	VSS_80	W12
J8	VSS_81	W12
J8	VSS_82	W12
J8	VSS_83	W12
J8	VSS_84	W12
J8	VSS_85	W12
J8	VSS_86	W12
J8	VSS_87	W12
J8	VSS_88	W12
J8	VSS_89	W12
J8	VSS_90	W12
J8	VSS_91	W12
J8	VSS_92	W12
J8	VSS_93	W12
J8	VSS_94	W12
J8	VSS_95	W12
J8	VSS_96	W12
J8	VSS_97	W12
J8	VSS_98	W12
J8	VSS_99	W12
J8	VSS_100	W12
J8	VSS_101	W12
J8	VSS_102	W12
J8	VSS_103	W12
J8	VSS_104	W12
J8	VSS_105	W12
J8	VSS_106	W12
J8	VSS_107	W12
J8	VSS_108	W12
J8	VSS_109	W12
J8	VSS_110	W12
J8	VSS_111	W12
J8	VSS_112	W12
J8	VSS_113	W12
J8	VSS_114	W12
J8	VSS_115	W12
J8	VSS_116	W12
J8	VSS_117	W12
J8	VSS_118	W12
J8	VSS_119	W12
J8	VSS_120	W12
J8	VSS_121	W12
J8	VSS_122	W12
J8	VSS_123	W12
J8	VSS_124	W12
J8	VSS_125	W12
J8	VSS_126	W12
J8	VSS_127	W12
J8	VSS_128	W12
J8	VSS_129	W12
J8	VSS_130	W12
J8	VSS_131	W12
J8	VSS_132	W12
J8	VSS_133	W12
J8	VSS_134	W12
J8	VSS_135	W12
J8	VSS_136	W12
J8	VSS_137	W12
J8	VSS_138	W12
J8	VSS_139	W12
J8	VSS_140	W12
J8	VSS_141	W12
J8	VSS_142	W12
J8	VSS_143	W12
J8	VSS_144	W12
J8	VSS_145	W12
J8	VSS_146	W12
J8	VSS_147	W12
J8	VSS_148	W12
J8	VSS_149	W12
J8	VSS_150	W12
J8	VSS_151	W12
J8	VSS_152	W12
J8	VSS_153	W12
J8	VSS_154	W12
J8	VSS_155	W12
J8	VSS_156	W12
J8	VSS_157	W12
J8	VSS_158	W12
J8	VSS_159	W12
J8	VSS_160	W12
J8	VSS_161	W12
J8	VSS_162	W12
J8	VSS_163	W12
J8	VSS_164	W12
J8	VSS_165	W12
J8	VSS_166	W12
J8	VSS_167	W12
J8	VSS_168	W12
J8	VSS_169	W12
J8	VSS_170	W12
J8	VSS_171	W12
J8	VSS_172	W12
J8	VSS_173	W12
J8	VSS_174	W12
J8	VSS_175	W12
J8	VSS_176	W12
J8	VSS_177	W12
J8	VSS_178	W12
J8	VSS_179	W12
J8	VSS_180	W12
J8	VSS_181	W12
J8	VSS_182	W12
J8	VSS_183	W12
J8	VSS_184	W12
J8	VSS_185	W12
J8	VSS_186	W12
J8	VSS_187	W12
J8	VSS_188	W12
J8	VSS_189	W12
J8	VSS_190	W12
J8	VSS_191	W12
J8	VSS_192	W12
J8	VSS_193	W12
J8	VSS_194	W12
J8	VSS_195	W12
J8	VSS_196	W12
J8	VSS_197	W12
J8	VSS_198	W12
J8	VSS_199	W12
J8	VSS_200	W12


Demo Board Capacitor			
APU_CORE	CORE_NB	CORE_NB_CAP	VDDIO_SUS
22uF x 10	22uF x 2	22uF x 2	(CPU side)
0.22uF x 2	10uF x 1	180pF x 1	22uF x 4
0.01uF x 3	0.22uF x 2		4.7uF x 4
180pF x 2	180pF x 3		0.22uF x 6 +2(split)
			180pF x 1 + 2(split)
VDDP	VDDR	VDDA	VDDIO_SUS
0.22uF x 2	0.22uF x 2	4.7uF x 1	(DIMM x2)
180pF x 2	1nF x 4	0.22uF x 1	100uF x 2
	180pF x 2	3.3nF x 1	0.1uF x 12

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	FS1r2 PWR/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT CUSTOMER SERVICE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
				Document Number	LA8251P
				Date	Monday, July 16, 2012
				Sheet	8 of 50
				Rev	1.0


HPD





Panel PWM









Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	FS1r2 Signal Level Shifter	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	Rev
				Date	Monday, July 16, 2012	1.0
				Sheet	9	of 50



- DDR*_SDQ[0..63] <->
- DDR*_SDM[0..7] <->
- DDR*_SMA[0..15] <->




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	DDRIII SO-DIMM 1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	LA8251P			Rev	1.0
Date:	Monday, July 16, 2012			Sheet	10 of 50




Reserve H:8mm
 <Address: 01>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	DDRIII SO-DIMM 2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	LA8251P
				Document Number	1.0
				Date	Monday, July 16, 2012
				Sheet	11 of 50



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/08/01				Title			
Deciphered Date				2013/01/01				FCH PCIE/CLK/PCI/LPC/RTC			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED, REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Rev			
				LA8251P				1.0			
Date				Monday, July 16, 2012				Sheet 12 of 50			

4MB SPI ROM & Non-share ROM.





GBE_PHY_INTR
Pulled-up to +3.3V_S5 with a 10-K 5% resistor.
FCH SCL v1.20 #19-85

Removed RGMII/MII support and updated termination requirements for GBE_COL, GBE_CRS, GBE_RXERR and GBE_MDIO when RGMII/MII interface is not used.
FCH DGv1.20 / SCL v1.20

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT CUSTOMER SERVICE TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA8251P Date: Monday, July 16, 2012
				Rev 1.0 Sheet 13 of 50


PCIE_RST2 : Reset PCIE device on Hudson2/3



BOARD Config.	GPIO189	GPIO190	Function
	0	0	DIS-PX4
	0	1	Reserved
	1	0	DIS-PURE
	1	1	UMA

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title
				FCH-ACPI/USB/HDA/GPIO
				LA8251P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Monday, July 16, 2012	Sheet	14	of 50

G-EVENT[2:23]: VDDIO_33_S, S5 domain
GPIO[0:80]: VDDIO_33_PCI, S0 domain
GPIO[161:229]: VDDIO_33_S, S5 domain



Security Classification				Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	FCH-PWR		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FCH-PWR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.							
Document Number	Customer	Rev 1.0		LA8251P			
Date:	Monday, July 16, 2012	Sheet		15 of 50			




STRAP PINS

	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0_EC	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 <i>DEFAULT</i>	USE DEBUG STRAPS	NON FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED <i>DEFAULT</i>	LPC ROM	S5 PLUS MODE DISABLED <i>DEFAULT</i>
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP <i>DEFAULT</i>	FUSION CLOCK MODE <i>DEFAULT</i>	EC DISABLED <i>DEFAULT</i>	CLKGEN DISABLE	SPI ROM <i>DEFAULT</i>	S5 PLUS MODE ENABLED

DEBUG STRAPS


FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL <i>DEFAULT</i>	DISABLE ILA AUTORUN <i>DEFAULT</i>	USE FC PLL <i>DEFAULT</i>	USE DEFAULT PCIE STRAPS <i>DEFAULT</i>	DISABLE PCI MEM BOOT <i>DEFAULT</i>
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA8251P
				Rev 1.0
Date: Monday, July 16, 2012			Sheet 16 of 50	

GFX PCIe LANE REVERSAL






LVDS Interface



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA8251P	1.0
				Date: Monday, July 16, 2012	Sheet 17 of 50

Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
*64MX16 (1G)	Hynix 1GB PN:SA000041S20	RV67	RV70
*64MX16 (1G)	Samsung 1GB PN:SA00004G501	RV68	RV69
128MX16 (2G)	Hynix 2GB PN:SA00003Y000	RV67	RV70
128MX16 (2G)	Samsung 2GB PN:SA000047C00	RV68	RV69



CONFIGURATION STRAPS



ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE STRAPS ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWR5_ENB	GPIO0	PCIe FULL TX OUTPUT SWING	0: 50% swing 1: Full swing
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS	0: disable 1: enable
RSVD	GPIO2	Advertises PCIe speed when compliance test	0: 5.0GT/s 1: 10GT/s
RSVD	GPIO8	RESERVED	0
BF_VGA_DS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIO5_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0: enable 1: enable
ROMIDCFG(20)	GPIO(13:11)	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XXX
VR_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD	H2SYNC		0
RSVD	GENERICC		0
AUD[1]	HSYNC	AUD[1] AUD[0] 0: 0 No audio function 0: 1 Audio for DisplayPort and HDMI if dongle is detected 1: 0 Audio for DisplayPort only 1: 1 Audio for both DisplayPort and HDMI	11
AUD[0]	VSYNCR		


AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET

GPIO21	H2SYNC	GENERICC	GPIO2	GPIO8
--------	--------	----------	-------	-------

TX_PWR5_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)



Circuits to support BACO




for PX4.0


for PX4.0 and PX5.0

for PX5.0


Note:
 PX4.0 +VGA_CORE, VDDCI, +1.5VGS OFF
 PX4.0 +3VGS, +1.0VGS, +1.8VGS ON
 PX5.0 +3VGS, +VGA_CORE, VDDCI, +1.5VGV, +1.0VGS, +1.8VGS OFF




Switch circuits in BACO designs for Thames/Seymour only





+3.3VS TO +3.3VGS




+1.5V TO +1.5VGS



Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2011/08/01	Deciphered Date
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title
		ATI SeymourXT M2 BACO POWER
Size	Document Number	Rev
C	LA8251P	1.0
Date:	Monday, July 16, 2012	Sheet 19 of 50



Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2011/08/01	Deciphered Date
2013/01/01		Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		ATI SetmourXT M2 PWR_GND
Size	Document Number	Rev
C	LA8251P	1.0
Date:	Monday, July 16, 2012	Sheet 20 of 50




VDDCI and VDDC should have separate regulators with a merge option on PCB
 For Madison, Park, Capilano, Robson, Seymour and Whistler, VDDCI and VDDC can share one common regulator


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ATI SeymourXT M2 Power
Size	Document Number	LA8251P	Rev	1.0
Date:	Monday, July 16, 2012	Sheet	21	of 50




MEMORY INTERFACE A




MEMORY INTERFACE A




MEMORY INTERFACE A




MEMORY INTERFACE A



MEMORY INTERFACE A




MEMORY INTERFACE A



MEMORY INTERFACE A



MEMORY INTERFACE A



MEMORY INTERFACE A




MEMORY INTERFACE A




MEMORY INTERFACE A




MEMORY INTERFACE A




MEMORY INTERFACE B




MEMORY INTERFACE B




MEMORY INTERFACE B




MEMORY INTERFACE B




MEMORY INTERFACE B



MEMORY INTERFACE B




MEMORY INTERFACE B



MEMORY INTERFACE B




MEMORY INTERFACE B




MEMORY INTERFACE B



MEMORY INTERFACE B




MEMORY INTERFACE B



Co-lay Chelsea/Thames/Seymour



	Thames M2	Seymour M2	Chelsea M2
RV129	POP	@	@
RV130	@	POP	@
RV131	POP	@	@
RV132	@	POP	@
RV134	POP	@	@
RV135	POP	@	@
RV136	@	@	POP
RV137	@	@	POP




Co-lay Chelsea/Thames/Seymour

	Thames M2	Seymour M2	Chelsea M2
RV138	POP	@	@
RV139	POP	@	@
RV140	@	POP	@
RV141	POP	@	@
RV142	@	@	POP
RV143	@	@	POP
RV144	@	@	POP
RV145	@	@	POP
RV146	POP	@	@
RV147	@	POP	@
RV148	POP	@	@
RV149	@	@	POP


This basic topology should be used for DRAM_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM Load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec. Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2



route 50ohms single-ended/100ohms diff and keep short Debug only, for clock observation, if not needed, DNI 5mil 5mil




CHANNEL A: 256MB/512MB DDR3




- ZZZ
- H2G H200
- X767531L11
- ZZZ
- S2G S200
- X767531L12
- ZZZ
- TMSR1
- X76-SAM Part Number = X767531L11
- ZZZ
- TMSR3
- X76-SAM Part Number = X767531L14
- UV1
- TMSR3
- TMS-R3 Part Number = SA000056Y1L

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title ATI SeymourXT M2 VRAM A	
Size	C	Document Number	LA8251P	Rev 1.0
Date:	Monday, July 16, 2012	Sheet	23	of 50

CHANNEL B: 256MB/512MB DDR3













Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	
Title ATI SeymourXT M2 VRAM B				
Size	C	Document Number	LA8251P	Rev 1.0
Date	Monday, July 16, 2012	ISheet	24	of 50




Power Consumption:

- Pin 5 (DPV33) < 20mA
- Pin 11 (DPV12) < 100mA
- Pin 15 (SWR_VCKK) < 100mA (layout trace > 60 mil)
- Pin 17 (SWR_LX) < 600mA (layout trace > 60 mil)
- Pin 18 (SWR_VDD) < 200mA (layout trace > 40 mil)
- Pin 22 (PVCC) < 50 mA
- Pin 43 (VCKK) < 50mA




Security Classification	Compal Secret Data			Title	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev
				LA8251P	1.0
Date: Monday, July 16, 2012				Sheet	25 of 50


LCD PWR CTRL




LVDS Conn.






LCD backlight PWR CTRL









Wedcam PWR CTRL




* Reserved for LCD sequence tuning




Security Classification	Compal Secret Data		Title	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIGS&B DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA8251P
				Rev 1.0
				Date: Monday, July 16, 2012
				Sheet 26 of 50



CRT



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	CRT Conn.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF 1830 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA8251P	1.0
				Date: Monday, July 16, 2012	Sheet 28 of 50








Security Classification		Compal Secret Data		Title	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	CX20671	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA&B DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date:		Sheet	Rev
Custom	LA8251P	Monday, July 16, 2012		29	1.0
				of	50

Compal Electronics, Inc.


LA8251P

Monday, July 16, 2012 | Sheet 29 of 50 | Rev 1.0





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	Date: Monday, July 16, 2012		
Custom	LA8251P	1.0	Sheet	30	of 50

FAN Control circuit




M/B to D/B BTB connector, LAN, FMC, HMC, USB3.0*2




AMD request 5/16


Keyboard back light



Keyboard Connector



Touch pad




Security Classification	Compal Secret Data		Title	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	IO brd Conn & FAN/KB/TP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA8251P Date: Monday, July 16, 2012 Sheet 31 of 50

Power share

CB	Function
L	auto detection charger identification active
H	DP/DM=TDP/TDM

Truth Table

CB	SELCDP	Function
0	X	DCP autidetect with mouse/keyboard wakeup
1	0	SD charging with SDP only
1	1	SD charging with CDP or SDP only (depending on external device)




S	OE#	Function
X	H	Disconnect
L	L	D=1D
H	L	D=2D

Security Classification		Compal Secret Data		Title	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	USB LP1/2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	1.0
				Date	Monday, July 16, 2012
				Sheet	32 of 50


Compal Electronics, Inc.

LA8251P



ON/OFF switch





Power Button Board Conn. 4pin




Card Reader Conn For VOS. 4pin




Card Reader Conn For INS.




LED Board Conn, include LID SW. 10pin




Dashboard Function Conn. 8pin




Finger Printer Conn. 6pin




Express Card



Express Card PWR S/W



Security Classification		Compal Secret Data		Title	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA8251P
				Date:	Monday, July 16, 2012
				ISheet	33 of 50






ID	BRD ID	Ra	INS@	VOS@
6,7	R10 MP	x	200K	NC
4,5	R03 PVT	100K	56K	100K
2,3	R02 DVT	100K	18K	33K
0,1	R01 EVT	100K	0K	8.2K





ENE UPDATE 08/10/21

Security Classification	Compal Secret Data		Title	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	
Compal Electronics, Inc. EC9012/930				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	Rev
			LA8251P	1.0
Date	Monday, July 16, 2012	Sheet	34	of 50











**FOR EC 128KB SPI ROM
(150mil PACKAGE)
SA00003FL10
SA00003JD00**




LID SWITCH FOR INS. ONLY




Security Classification		Compal Secret Data		Title	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				EC ROM/Debug	
Size B	Document Number	LA8251P		Rev	1.0
Date:	Monday, July 16, 2012	Sheet	35	of	50



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA8251P	1.0
Date: Monday, July 16, 2012				Sheet	36 of 50



Security Classification	Compal Secret Data			Title		
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA8251P	1.0
				Date:	Monday, July 16, 2012	Sheet 48 of 50



Exp lot6 Circuit

BATT+
BATT++

PBATT9 @

SMART Battery:

- 01.BATT1+
- 02.BATT2+
- 03.CLK_SMB
- 04.DAT_SMB
- 05.BATT_PR5
- 06.SYS_PRES
- 07.BAT_ALERT
- 08.GND1
- 09.GND2

+3VLP

ACIN <18,34,39>

+5VALW

PH901 under CPU bottom side :
CPU thermal protection at 93 degree C

<34> VCIN0_PH

<=65W:High
>=90W:Low


<34> VCIN0_PH

ECAGND <34>


Security Classification		Compal Secret Data	
Issued Date	2011/08/16	Deciphered Date	2012/08/15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc.	
PWR-DCIN / BATT CONN / OTP		Rev 1.0	
Date	Monday, July 16, 2012	Sheet	38 of 50

CC = 3.52A (Normal)
CV = 13.3V

$I_{ada} = 0 \sim 4.62A (90W)$
 $ADP_I = 19.9 * I_{adapter} * R_{sense}$




For DT Mode



	ISL88731C	BQ24747		ISL88731C	BQ24747		ISL88731C	BQ24747		ISL88731C	BQ24747
PU100	ISL88731C	BQ24747	PR122	@	200k	PC134	0.01u	@	PC108	0.1u	@
PR133	@	100k	PR123	@	7.5k	PC129	@	0.1u	PR106	10	0
PR112	100k	@	PR129	@	10k	PC126	0.22u	0.1u	PR107	10	0
PR117	158k	@	PC117	@	2200p	PR127	10	0	PC112	0.047u	0.1u
PR113	210k	309k	PC124	@	56p	PR111	4.7	@	731@ for ISL88731C		
PC131	0.1u	0.1u	PC123	@	120p	PC110	1u	@	747@ for BQ24747		
PC132	0.01u	@	PC125	@	1u	PD101	@	BAT54HT1G			


3.3VALWP
 TDC 5.6A
 Peak Current 8.1A
 OCP current 9.7A
 TYP MAX
 H/S Rds (on) : 27mohm , 34mohm
 L/S Rds (on) : 11mohm , 14mohm

5VALWP
 TDC 5.6A
 Peak Current 8A
 OCP current 9.6A
 TYP MAX
 H/S Rds (on) : 27mohm , 34mohm
 L/S Rds (on) : 11mohm , 14mohm



Security Classification	Compal Secret Data	
Issued Date	2011/08/04	Deciphered Date
		2012/08/03
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
Title	PWR-3VALWP/SVALWP
Document Number	LA-825IP
Date	Monday, July 16, 2012
Sheet	40 of 50
Rev	1.0




0.75Volt +/- 5%
 TDC 0.7A
 Peak Current 1A
 OCP Current 1.2A

1.5VP
 TDC 11A
 Peak Current 16A
 OCP current 19A
 TYP MAX
 H/S Rds (on) : 10mohm , 14.5mohm
 L/S Rds (on) : 3mohm , 3.6mohm


+0.75VSP @ PJP300 1 2 +0.75VS
 PAD-OPEN 3x3m

Security Classification		Compal Secret Data		Title	
Issued Date	2011/08/04	Deciphered Date	2012/08/03	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number LA-825IP	
				Date: Monday, July 16, 2012	
				Sheet 41 of 50	



<V_o=1.8V> VFB=0.6V
 $V_o = VFB * (1 + PR401 / PR400) = 0.6 * (1 + 20K / 10K) = 1.8V$


+1.8VSP
 TDC 1.4A
 Peak Current 2A
 OCP current 2.4A




1.1V
 TDC 3.5A
 Peak Current 5A
 OCP current 6A

	TYP	MAX
H/S R _{ds} (on)	: 27mohm	, 34mohm
L/S R _{ds} (on)	: 11mohm	, 14mohm


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/04	Deciphered Date	2012/08/03	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				Rev
				1.0
Date: Monday, July 16, 2012				Sheet 42 of 50



1.2V
TDC 6A
Peak Current 8.5A
OCF current 10A
TYP MAX
H/S Rds (on) :27mohm , 34mohm
L/S Rds (on) :11mohm , 14mohm



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Compal Electronics, Inc. PWR-1.2VSP/2.5VSP	
2011/08/04		2012/08/03		Size Document Number Rev LA-8251P Date: Monday, July 16, 2012 Sheet 43 of 50	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					



Thames XT


GPU_VID0	GPU_VID1	Core Voltage Level
1	1	0.8V
1	0	0.85V
0	1	0.9V
0	0	1.0V

+VGA_CORE
 TDC 20A
 Peak Current 30A
 OCP current 36A
 FSW=350kHz
 DCR 1.1mohm +/-5%


+VGA_PCIE
 TDC 3.6A
 Peak Current 5.2A
 OCP current 6A

	Thames XT
VGA_PCIE	1.0V
PR825	6.81K

+VDDCI
TDC 2.8A
Peak Current 4A
OCp current 6A






	VDDCI_VID
High	1V
Low	0.9V



APU_core
 TDC 36A
 Peak Current 50A
 OCP current 60A
 Load line -2.1mV/A
 FSW=300kHz
 DCR 1.1mohm +/-5%
 TYP MAX
 H/S Rds (on) :10mohm , 14.5mohm
 L/S Rds (on) :3mohm , 3.6mohm


APU_CORE_NB
 TDC 25A
 Peak Current 33A
 OCP current 40A
 Load line -4mV/A
 FSW=300kHz
 DCR 1.1mohm +/-5%
 TYP MAX
 H/S Rds (on) :10mohm , 14.5mohm
 L/S Rds (on) :3mohm , 3.6mohm

Security Classification	Compal Secret Data		Title	
Issued Date	2011/04/18	Deciphered Date	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	Rev
			LA8251P	1.0
			Date: Monday, July 16, 2012	Sheet 46 of 50



Security Classification		Compal Secret Data		Title	
Issued Date	2011/04/18	Deciphered Date		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR DECOUPLING	
Size	Custom	Document Number	LA8251P	Rev	1.0
Date:	Monday, July 16, 2012	Sheet	47	of	50

Power block



Security Classification	Compal Secret Data		Title	
Issued Date	2011/04/18	Deciphered Date	PWR-POWER BLOCK DIAGRAM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	Rev
			LA8251P	1.0
			Date: Monday, July 16, 2012	Sheet 48 of 50

Version Change List (P. I. R. List)

<i>Item</i>	<i>Page #</i>	<i>Title</i>	<i>Date</i>	<i>Request Owner</i>	<i>Issue Description</i>	<i>Solution Description</i>	<i>Rev.</i>
1							

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/18	Deciphered Date		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			Title	PWR-PIR
			Document Number	LA8251P
			Date	Monday, July 16, 2012
			Sheet	49 of 50
			Rev	1.0

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	9	XXX	XX*XX/XX	Compal_LJX	XXXXXX	Change PRXX from Xohm to XXXohm.	X01

Design Change				
Date	Page	Part reference	change description	Reason
10/17/2011	33	JLED2	Add JLED2 for Inspiron use only.	ME change drawing.
10/17/2011	30	UD1	Swap nets FCH_SDATAD0/FCH_SCLK0	correct connection
10/17/2011	25	LV27.1	ADD RV327 for HPD	Vendor review
10/17/2011	25	RV268	DEL RV268	No need 1.2V from system.
10/17/2011	14	D6.D7	Change D6, D7 to Schottky for VGA PWR control	Original Diode, Vf too high.
10/17/2011	12	C159,C158	Change C159,C158 to 10pF	Vendor review
10/17/2011	12	D5.D8	Change D5, D8 to Schottky	Original Diode, Vf too high. Vendor review.
10/17/2011	27	DV8	Reserve DV8, use RV40 short.	HDMI Voltage issue.
10/17/2011	26	JLVDS	JLVDS Reverse Pin	LVDS connector location change.
10/17/2011	21	RV215	RV215 connect to net:+VDDCI	FB_VDDCI Should connect to +VDDCI
10/17/2011	37	AMP	Add an Audio AMP Circuit in page37	customer requires.
10/19/2011	33	DB7	Reserve DB7 for ESD	ESD request
10/19/2011	35	RB21	Adding RB21, change USB charge circuit power rail to +VCI	USB charge sequence fine tune
10/19/2011	34	U26	Dashboard button change to U26 pin34,36,75	to meet customer spec.
10/19/2011	13	U2	KB_DET# Change to FCH GPIO66, add Q76	EC pin saving.
10/20/2011	34	R503	DEL R503	Leakage form 3VALW to VS
10/20/2011	30	QD4	Add QD4	Leakage form 3VALW to VS
10/21/2011	33	R793,R794,R795,R796,D24	add R793,R794,R795 100K*3,R796 0ohm,D24 BAT54C	For Dashboard support 3 second boot up.
10/21/2011	37	U6	Reserve U6, C244-C251, R797-R799	Reserve GreenCLK
10/21/2011	31	JBTB1	change pin67 to +3VS, pin36,38,40,42 to +3VALW	LAN D/B design changes.
10/21/2011	27,32	JUSB2_JHDMI	update JUSB2 Footprint, JHDMI Footprint	ME change drawing.
10/25/2011	29	CA19,CA20	From 2.2UF to 4.7UF	Vendor review
10/25/2011	28	CV6, CV7, CV8	From 22pF to 10pF	CRT high resolution issue.
10/26/2011	33	R60,R8	Change to 300ohm	LED current need >5mA
10/26/2011	33	R792	Add 100Kohm to GND	Power LED issue.
10/26/2011	33	UX1	SYSON connect to UX1,20	Express Card not support S5 weakup.
10/28/2011	29	RA12,RA13	Change from 5.1ohm to 39.2ohm	Vendor review
11/21/2011	33	UX1	Connect pin4 to +3VS, pin14 to +1.5VS for 2nd GMT	2nd source required.
11/28/2011	7	Q6	Add Q6, Del Q1	ProcHot# change to High active. Common code for EC
11/28/2011	12	R109	10M reserved	Without RTC battery, system should not boot up issue
11/28/2011	36	EMI	Add C254,C255,C256,C257,C258,C259 0.1uF +1.5V	For EMI request
11/28/2011	32	UB4	AMD USB debug Port0 change to JUSB1	JUSB1 USB SI too margin. Due to switch serial resistor approx 10ohm

Design Change for ST				
Date	Page	Part reference	change description	Reason
05/31/12	26,33,31	RV328,R808,R774	add 300_0402_5%~D	AMD required, USB20 D- add RC for device lose
05/31/12	26,33,31	CV368,C155,C795	add 15P_0402_50V8J~D	AMD required, USB20 D- add RC for device lose
05/31/12	18,28	RV220,RV223,RV217,RV226,RV222,RV225,RV221,RV224,RV216,RV227,RV218,RV228,RV219,RV229	delete CRT debug	AMD required, for VGA layout concern.
05/31/12	7	Q6	reverse Q6	EE required
05/31/12	27	RV329,RV330	add 0_0603_5%~D	EMI required, DDC EMI issue.
05/31/12	27	D20	add PESD24VS2UT_SOT23-3~D, reserve only.	ESD required, HDMI plug issue, Leason learn from CGs
06/22/12	18	R806	pop R806 0ohm	Fast Power reduce function
06/23/12	27	RV39, RV41, RV42, RV44, RV53, RV54, RV57, RV58	Remove these part	change to common mode chock
06/24/12	27	LV4, LV5, LV6, LV7	add these KINGCORE WCM-2012HS-900T common mode chock	EMI required for HDMI noise
06/25/12	27	CV351, CV352, CV349, CV350, CV353, CV354, CV355, CV356	add these 3.3pF 50V 0402	EMI required for HDMI noise
06/26/12	27	CV364, CV363, CV360, CV361, CV358, CV357, CV362, CV359	add these 1pF 50V 0402	EMI required for HDMI noise
06/22/12	32	DB4	Remove	USB detect issue

Design Change for PT				
Date	Page	Part reference	change description	Reason
04/03/12	18	YV1	27MHz package change to small size	Sourcer's recommend for cost down
04/03/12	26	JLVDS	pin assignment change for 31,32,33,34,35,37	Sourcer's recommend for cost down
04/03/12	35	C657	add 0.1u_0402 on USB_DETECT#	ESD required
04/03/12	35	C658	add 0.1u_0402 on USB_DET#_DELAY	ESD required
04/03/12	18	RV205, RV206	add 10K_0402 reserved only.	AMD Chelsea required
04/03/12	18	R804, R805	add 0_0402 reserved only.	AMD Chelsea required
04/03/12	20	RV244, CV366, RV208	add 2K_0402, 10P_0402, 0_0402, reserved	AMD Chelsea required
04/03/12	21	RV247, RV248	add 0_0402 reserved, RV247 stuffed.	AMD Chelsea required
04/03/12	18	RV250	add 0_0402 to GND for Thames, stuffed.	AMD Chelsea required
04/03/12	28	JCRT	footprint changed	DFB required
04/03/12	30	JHDD	footprint changed	DFB required
04/03/12	12	C158,C159,Y1	18p,18p,small size, 10P→18P	Sourcer's recommend for cost down
04/03/12	12	C155,C157,X1	12p,12p,small size, 27P→12P	Sourcer's recommend for cost down
04/12/12	19	RV104, RV101, QV21, CV96, RV103, RV109, QV25, RV99, RV100, QV18, QV19, QV20	Remove from BOM	These parts are PX4.0 supports. We support PX5.0 only.
04/12/12	19	RV112, RV113	RV113 Change 150K→240K, RV112 change 20K→240K.	Power rail +1.5VGS Timing fine tune.
04/12/12	18	R807, R806	Reserve 0ohm, R807 stuffed.	Reserve adaptor choice for dGPU GPIO5(net:AC_BATT)
04/12/12	29	R14, Q78	R14 10K, Q78 NMOS dual.	AMD recommend.
04/12/12	32	LB6, RB17, RB19	LB6 add to BOM.	EMI required.
04/12/12	13	R136	100K ohm stuffed.	Add PU for FCH GPIO171. (net:ODD_EN#)
04/12/12	14	R104	Reserve 0ohm.	Reserve for ODD_DA#
04/12/12	33	C260, C261, C262, C263	0.1uF stuffed.	ESD required
04/10/12	8	C100	Change to SGA00002280	ME Height limit. 4mm.
04/11/12	27	CV365, CV367	add 0.1U_0402_10V7K~D, reserve only.	EMI required, add caps in HDMI DDC
04/12/12	33	L3	add DLW21SN900SQ2_0805~D, reserve only.	EMI required, add CC in Cardreader
05/02/12	7	C71	pop 0.1U_0402_16V4Z	EE required, Shutdown issue, Leason learn from CGs

Security Classification	Compal Secret Data		Title	
Issued Date	2011/04/18	Deciphered Date	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Doc Number	Rev
			Custom	1.0
			Date	Monday, July 16, 2012
			Sheet	80 of 80

www.s-manuals.com