

PROJECT :ZAVA1/ZAVC1
PCB NO : DA60018A000 LA-B016P-R1.0

Compal Confidential


Schematic Document

Intel Shark Bay ULT
UMA / DIS AMD 25W/S3+DDR3x4

2014-10-20

Rev: 1.0

Security Classification	Compal Secret Data		Title		
Issued Date	2014/03/26	Deciphered Date	2018/03/31	<i>Compal Electronics, Inc.</i>	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number	Rev
				LA-B016P	1.0
Date: Friday, October 24, 2014				Sheet 1 of 56	



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2018/03/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-B016P
				Rev 1.0
				Date: Friday, October 24, 2014 Sheet 2 of 56

Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3
0	0	0.000V	0.000V	0.300V	0x00 - 0x0B
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3B
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3C - 0x46
6	43K +/- 1%	0.978V	0.992V	1.006V	0x47 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA3
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA4 - 0xAD
13	240K +/- 1%	2.316V	2.329V	2.343V	0xABE - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xC0
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC1 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD3
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD4 - 0xDC
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDD - 0xE6
19	NC	3.000V	3.300V	3.300V	0xE7 - 0xFF

BDW 3D BOARD ID Table


Board ID	UMA	DIS(JET)	DIS(Topaz)
0	Pre-SSI		
1		Pre-SSI	
2			Pre-SSI
3	SSI		
4		SSI	
5			SSI
6	PT		
7		PT	
8			PT
9	ST		
10		ST	
11			ST
12	1.0		
13		1.0	
14			1.0

SMBUS Control Table

	SOURCE	BATT	Charger	VGA	DIMM	XDP	Thermal Sensor	FFS
EC_SMB_CK1 EC_SMB_DA1	KB9012	V	V					
EC_SMB_CK2 EC_SMB_DA2	KB9012			V			V	
SMBCLK SMBDATA	ULT				V	V		V
SML0CLK SML0DATA	ULT							
SML1CLK SML1DATA	ULT							

Link

Symbol Note :





CLOCK SIGNAL	
CLKOUT_PCIE0	
CLKOUT_PCIE1	
CLKOUT_PCIE2	10/100 LAN
CLKOUT_PCIE3	MINI Card (WLAN)
CLKOUT_PCIE4	dGPU
CLKOUT_PCIE5	

USB3.0	
Port1	USB connector 1
Port2	USB connector 2
Port3	
Port4	
USB2.0	
Port0	USB connector 1
Port1	USB connector 2
Port2	USB connector 3 (D/B)
Port3	
Port4	MINI Card (WLAN)
Port5	Touch Screen Panel
Port6	Card Reader
Port7	Camera
PCI EXPRESS	
Lane 1	
Lane 2	
Lane 3	10/100 LAN
Lane 4	MINI Card (WLAN)
Lane 5	PEG (AMD JET/TOBAZ)
Lane 6	
SATA	
SATA0	HDD
SATA1	
SATA2	
SATA3	


ULT

SMBUS Address [0x9a]



Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2018/03/31	Doc No	SMBUS connection	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	LA-B016P	
Date	Friday, October 24, 2014	Sheet	5	of	56	
Rev						1.0

i3-4020U-15W-GT2-MP



i5-4210U-15W-GT2-MP






i7-4510U-15W-GT2-MP



i7-4510U-15W-GT2-MP




i7-4510U-15W-GT2-MP




CAD Note:
Avoid stub in the PWRGD path
while placing resistors RC115



DDR3 COMPENSATION SIGNALS





CAD Note:
Trace width=12-15 mil, Spcing=20 mils
Max trace length=500 mil



Place CC35
on BOT





CAD Note:Trace width=20 mils, Spacing=25mil,
Max length=100 mils.



Pu/PD for JTAG signals






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number: LA-B016P
Date: Monday, October 20, 2014				Rev 0.1
Sheet 6 of 56				

Interleaved Memory






confirm by intel request PDG P141


Security Classification		Compal Secret Data		Title	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	MCP(3,4/19) DDR3	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number	Rev
				LA-B016P	0.1
Date: Monday, October 20, 2014				Sheet	7 of 56





CMOS_CLR1	CMOS setting
Shunt	Clear CMOS
Open	Keep CMOS

ME_CLR1	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers










MEM Bus : DDR/XDP/WLAN/TP










SML1 Bus : EC/Sensors




For GCLK





Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	MCP(6,7/19) CLK,SMB,SPI,LPC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number LA-B016P Rev 0.1 Date: Monday, October 20, 2014 Sheet 9 of 56					



Note: SUSACK# and SUSWARN# can be tied together if EC does not want to involve in the handshake mechanism for the Deep Sleep state entry and exit CAN be NC ,if not support Deep Sx









PCH_BATLOW# Need pull high to VCCDSW3_3 (If no deep Sx, connect to VCCSUS3_3)













DSWODVREN - On Die DSW VR Enable
 * H : Enable(DEFAULT)
 L : Disable

DSWODVREN - ON DIE DSW VR ENABLE
 HIGH = ENABLED (DEFAULT)
 LOW = DISABLED

DPWROK: Tired together with RSMRST# that do not support Deep Sx














TOP-BLOCK SWAP OVERRIDE HIGH depop RC288 (DEFAULT) LOW pop RC288	BOOT BIOS STRAP BIT BBS HIGH LOW(DEFAULT) LPC SPI	TLS CONFIDENTIALITY HIGH LOW(DEFAULT)	NO REBOOT STRAP HIGH LOW(DEFAULT)
---	--	---	---









GPIO15 NOT USED






Security Classification	Compal Secret Data		Title	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	MCP(11/19) PCIe, USB
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HONG KONG ELECTRONICS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number LA-B016P
Date:	Monday, October 20, 2014	Sheet	12 of 56	Rev 0.1






Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	MCP(12/19) Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Monday, October 20, 2014				Sheet	13 of 56






CAD Note: RC163 SHOULD BE PLACED CLOSE TO CPU

Security Classification	Compal Secret Data		Title	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number MCP(14,15,16/19) VSS LA-B016P Date: Monday, October 20, 2014 Sheet 15 of 56
				Rev 0.1



CFG STRAPS for CPU



Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port
	0: Enabled; An external Display Port device is connected to the Embedded Display Port

H=4mm

Populate RD1, De-Populate RD7 for Intel DDR3 VREFDQ multiple methods M1
Populate RD7, De-Populate RD1 for Intel DDR3 VREFDQ multiple methods M3

- <7> DDR_A_DQS#(0..7)
- <7> DDR_A_DQ(0..63)
- <7> DDR_A_DQS(0..7)
- <7> DDR_A_MA(0..15)


All VREF traces should have 10 mil trace width

Layout Note:
Place near JDIMM1








Note:
Check voltage tolerance of VREF_DQ at the DIMM socket

2-3A to 1 DIMMs/channel


CAD NOTE
PLACE THE CAP NEAR TO DIMM RESET PIN



Layout Note:
Place near JDIMM1.203,204



Security Classification	Compal Secret Data		Title	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
				1.0
Date: Monday, October 20, 2014				Sheet 17 of 56



Populate RD4, De-Populate RD8 for Intel DDR3 VREFDQ multiple methods M1
 Populate RD8, De-Populate RD4 for Intel DDR3 VREFDQ multiple methods M3

All VREF traces should have 10 mil trace width


Layout Note: Place near JDIMM2

Note: Check voltage tolerance of VREF_DQ at the DIMM socket

CAD NOTE PLACE THE CAP NEAR TO DIMM RESET PIN

Layout Note: Place near JDIMM2.203,204




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPONENT DIVISION OF A DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Rev		0.1
			Date:		Monday, October 20, 2014
			Sheet		18 of 56






UG1 GCLK@
 UG1 @
 SLG3NB3375VTR TQFN 16P CRYSTAL
 SLG3NB3374VTR TQFN 16P CRYSTAL










SLG3NB3374V is for DIS by output 24M*1, 25M*1, 27M*1, 32K*1
 SLG3NB3375V is for UMA by output 24M81, 25M*1, 32K*1

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Doc#	Green CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc#	LA-B016P	Rev 0.1
Date:	Monday, October 20, 2014	Sheet	19	of	56	



Part Number	Description
R000000028M	HDMI W/Logo:R000000028M









Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	LAN RTL8106EUS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	LAN-B016P	
Date	Monday, October 20, 2014		Sheet	21 of 56		


CA57, CA58 close to UA1 pin1





CA59 CA60 close to UA1 pin9









iPhone and Nokia type Combo Jack





CA71, CA51 place close to Pin 26




CA53, CA55 change Value from 10uF 0.402 5% to 4.7uF 0.402 5%



Close to UA1 Pin11,13,14,16




Security Classification	Compal Secret Data		Date	2014/03/26	Deciphered Date	2015/03/31	Title	Audio Codec ALC3234			
Issued Date	2014/03/26		Document Number	LA-B016P		Rev	0.1				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Date	Monday, October 20, 2014	Sheet	22 of 56




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Reserved Page	
				<small>Document Number</small> LA-B016P	
<small>Date: Monday, October 20, 2014</small>				<small>Sheet 23 of 56</small>	

**USB connector1
USB20 port0
USB30 port1**








**USB connector2
USB20 port0
USB30 port1**




Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Rev	USB3.0		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B016P		
Date:	Monday, October 20, 2014	Sheet	24	of	56		

IO to MB CONN Substitute: SP01001FS00





Security Classification		Compal Secret Data		Title	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	IO/B, LED/B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B016P	0.1
Date: Monday, October 20, 2014			Sheet	25 of 56	




NGFF WL Con (E Key)



closed to pin 2, 4 closed to pin 64, 66







+3VALW TO +3V_WLAN_NGFF




Security Classification	Compal Secret Data		Title		Compal Electronics, Inc. NGFF WLAN
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Document Number	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>					Rev 0.1
Date: Monday, October 20, 2014					Sheet 26 of 56

Power ON Circuit


ON/OFF switch





Touch pad




PTP




FAN Control circuit




HE1 place around FAN area.



INT_KBD Connector




* Key Board Back Light




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	FAN / TP / PWR SW / KBBL	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.1
				LA-B016P	
				Date: Friday, October 24, 2014	Sheet 27 of 56



+5VS and +3VS switch



+3VALW TO +3V_DSW








+3VALW_PCH switch



Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Doc#	DC/DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.1
Date:	Monday, October 20, 2014	Sheet	28	of	56



Screw Hole

zzz

 PCB 13P LA-B011P REV0 M/B
 DA60013U000



Security Classification	Compal Secret Data			Title	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B016P	0.1
				Date: Monday, October 20, 2014	Sheet 29 of 56

SD034120280	12K_0402_1%
SD034270280	27K_0402_1%
SD034430280	43K_0402_1%
SD034560280	56K_0402_1%
SD034750280	75K_0402_1%
SD034100380	100K_0402_1%
SD034130380	130K_0402_1%
SD034160380	160K_0402_1%
SD034200380	200K_0402_1%
SD028430380	430K_0402_1%
SD034150280	15K_0402_1%
SD034330280	33K_0402_1%
SD028200280	20K_0402_1%



PLT_RST#
CE36 ESD@
0.047U_0402_16V4Z

Place CC30 close to RC51.1

RE73 10K_0402_5%
RE71 10K_0402_5%

RE72 10K_0402_5%

WLAN_WAKE#

RP36 2.2K_0804_8P4R_5%

EC SMB CK1
EC SMB DK1
EC SMB CK2
EC SMB DA2

RESERVE FOR ESD

CE27 ESD@
0.1U_0402_10V7K

CE28 ESD@
0.1U_0402_10V7K

Please close to EC

PCH_PWROK

RE18 10K_0402_5% <46.9>

FW_UPDATE

RE11 @ 0.0402_5% <10>

FAN_SPEED1

CE29 220P_0402_50V8J

Please close to EC

VR_HOT#

RE44 0.0402_1%

H_PROCHOT#

SN74LVC1G06DCHR_SC70-5

CE19 47P_0402_50V8J

KB9012A3 change to KB9012A4 SA000040B30



ME_FWP PCH has internal 20K PD. (suspend power rail)

RESERVE FOR ABNORMAL SHUTDOWN


EC_SPOK

DE3 RB751V-40_S0D323-2


DE4 RB751V-40_S0D323-2



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	EC ENE-KB9012	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS NOT TO BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	LBA-B016P	
			Date:	Friday, October 24, 2014	Sheet 30 of 56







LCD PWR CTRL




Css	Tss
0.1uF	100mS
10nF	10mS
1nF	1mS
Open or tied to VIN	1mS

SS table




Place close to JEDP

Webcam PWR CTRL




* Touch Screen Panel




Css	Tss
0.1uF	100mS
10nF	10mS
1nF	1mS
Open or tied to VIN	1mS


SS table




	US2	RS35	RS36	RS18	RS22	RS23	RS24	RS20
TI	SA000032X00	4.7K	4.7K	NC	NC	NC	2K	∅
PARADE	SA000071U00	7.5K	NC	∅	∅	∅	NC	NC





SATA HDD Connector




+5V_HDD Source






SHORT DEFAULT



FFS_INT1 connect to PCH GPIO & EC discuss with BIOS to use which pin




**Fintek thermal sensor
placed near by TOP DDR3**











REMOTE1,2 (+/-) :
Trace width/space:10/10 mil
Trace length:<8"


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Thermal Sensor Document Number LA-B016P Date: Monday, October 20, 2014 Sheet 33 of 56
Rev 0.1				



Other component (37.1)








Output capacitor ESR need follow below equation to make sure feed back loop stability
 $ESR=20mV \cdot I \cdot f_{sw} / 2V$

POK need pull high, it will pull high on vs transfer circuit



Change to 4.7u for TPS51285

3VALWP
 TDC 5.95A
 Peak Current 8.5A
 OCP current 10.2A
 TYP MAX
 H/S Rds(on): 22mohm , 30mohm
 L/S Rds(on): 10.8mohm , 13.6mohm

5VALWP
 TDC 5.96A
 Peak Current 8.51A
 OCP current 10.2A
 TYP MAX
 H/S Rds(on): 22mohm , 30mohm
 L/S Rds(on): 10.8mohm , 13.6mohm




Security Classification		Compal Secret Data		Title	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	PWR 3.3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B016P	0.1
Date: Monday, October 20, 2014				Sheet	36 of 56



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	PWR 1.5VSP / 1.8VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B016P
				Date	Monday, October 20, 2014
				Sheet	37 of 58
				Rev	0.1

EN pin don't floating
If have pull down resistor at HW side, pls delete PR301



The current limit is set to 6A, 8A or 12A when this pin is pull low, floating or pull high

Pin 7 BYP is for CS.
Common NB can delete +3VALW and PC313


$$V_{FB} = 0.6V$$

$$V_{out} = 0.6V * (1 + R_{up}/R_{down})$$

$$V_{out} = 1.05V$$


+1.05VSP
TDC 5A
Peak Current 6.6A
OCP current 8A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-B012P
				Rev 0.1
				Date: Monday, October 20, 2014 Sheet 38 of 56




0.675VOLT +/- 5%
TDC 0.7A
Peak Current 1A

1.35VP
TDC 6A
Peak Current 8A
OCP current 10A



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	PWR +1.35VP/0.675VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B016P
Date	Monday, October 20, 2014		Sheet	39	of 56
Rev	0.1				



EMI Part (47.1)

B+

CPU_CORE
 TDC 10A/14A(PL2)@15W CPU
 TDC 16A/19A(PL2)@28W CPU
 Peak Current 32A@15W CPU
 Peak Current 40A@28W CPU
 OCP current 40A@15W
 Choke DCR 1.1m-Ohm(Max)
 Load line -2mV/A

DCR=0.48m-Ohm +/- 5%

PL502
 0.15uH_PCMB104T-R15MSMSOR485_40A_20%

PR507 28W@
 113K_0402_1%


PR535 28W@
 261_0402_1%

PR537 28W@
 1.62K_0402_1%

Check are there a pair 100Ω
 at HW side and close to CPU.

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Doc Number	PWR_VCORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1	
Date:	Monday, October 20, 2014		Sheet	40 of 56		





TDC=9A
Peak Current=13A
OCP=16A






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	PWR +1.35VGPU
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B016P	0.1
Date:	Monday, October 20, 2014			Sheet	41 of 56

PH1002 near GPU_CORE H/S mos


PH1003 near GPU_CORE choke



VGA_CORE
TDC 27A
Peak Current 38A
OCP current 45A
Load line X mV/A(not support)
FSW=300kHz




VGA_CORE
TDC 3A
Peak Current 4.2A
OCP current 6A



+VGA_PCIE
TDC 3A
Peak Current 4.2A
OCP current 6A






Power block



Version Change List (P. I. R. List)




Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	44	DCIN/BATT CONN/OTP	13/10/24	Morris	design change	change PR16 from 100K to 10K add PR37 10K	0.2
2	45	CHARGER	13/10/24	Morris	design change	change PC711 from 1000pF to 0.01uF change PR711 from 49.9K to 51.1K change PR713 from 10K to 499K change PR724 from 100K to 499K change PC721 from 0.047u to 0.22u change PC722 from 0.1u to 1u add PC732 100u	0.2
3	46	3.3VALWP/5VALWP	13/10/24	Morris	design change for solve can't root issue	change PC104 from 0.1u to 0.22u change PC110 from 0.1u to 0.22u change PR102 from 2.2K to 10K add PR110 20K	0.2
4	50	VCORE	13/10/24	Morris	adjust CPU parameter	change PR507(15W@) from 90.9K to 169K change PR519 from 1.91K to 10K change PR521 from 95.3K to 97.6K change PR539 from 8.06K to 909 change PC515,PC516 from SF000005100 to SF000004M00 change PL502 from SH00000NM00 to SH00000PQ00 change PR535(15W@) from 340 to 210 change PR537 from 1.27K to 1.37K change PR535(28W@) from 432 to 261 change PR507(28W@) from 113K to 205K change PR551 from 2.61K to 5.23K add PC522 82pF add PR533 0-ohm	0.2
6	52	VGA_CORE/PCIE	13/10/24	Morris	design change from vendor change LL	change PR1040 from 1.24K to 825	0.2
7	53	PROCESSOR DECOUPLING	13/10/24	Morris	adjust CPU parameter	change PC924 from SGA20331E10 to SGA00009800 remove PC901,PC903,PC904,PC906,PC908,PC909,PC910,PC911,PC912,PC913,PC914,PC915,PC917,PC919,PC921	0.2
8	45	CHARGER	13/10/28	Morris	design change for plug out battery shut down issue	change PC723 from 0.01uF to 0.47uF change PR728 from 0 to 9.09K change PC728 from 4700pF to 2200pF change PC701 from 220pF to 1000pF	0.2
9	46	3.3VALWP/5VALWP	13/12/12	Morris	design change from EE request	add PR115 10K-ohm	0.3
10	50	VCORE	13/12/12	Morris	design change from Intel recommend	change PR519 from 10K to 1.5K	0.3
11	48	+VCCIO	13/12/13	Morris	design change from EE request	delete PR310 and add PR300 0-ohm	0.3
12	50	VCORE	14/01/20	Morris	adjust CPU parameter	change PR507(15W@) from 169K to 90.9K change PR507(28W@) from 205K to 113K	1.0
13	53	PROCESSOR DECOUPLING	14/02/13	Morris	design change from thermal request	change PC836 PC837 PC838 PC839 from SGA20331E10 to SGA00006A00	1.0
14	50	VCORE	14/03/03	Morris	design change for VGA thermal issue	change PC836 PC837 PC838 PC839 from SGA20331E10 to SGA00006A00	1.0

Vendor	PS8713B	TI	Spec	schematic netname	3Vs	GND
1	YDD	YCC	Same			
2	B_EQ0	EQ1	LL: 9.5dB (default) LH: 13dB HL: 4.5dB HH: 7.7 dB	USB3_EQ1_P0	RI23	@ RI32 @
3	DE0	DE1	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_DE1_P0	RI26	@ RI35 @
4	EQ1	OS1	LL: 9.5dB LH: 13dB HL: 4.5dB HH: 7.7 dB	USB3_OS1_P0	RI22	@ RI40 @
5	PD#	EN_RXD	it can be left open	USB3_ERD_P0	RI44	@ RI48 @
6	B_DE1	GND	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_PO_PIN6	RI53	@ RI49 @
7	REXT	NC	4,99K			RI56 4.99K
8	B_Inp	RX1-	Same			
9	B_Inp	RX1+	Same			
10	GND	GND	Same			
11	A_OUTn	TX2-	Same			
12	A_OUTp	TX2+	Same			
13	YDD	YCC	Same			
14	TST/NC	CM	4.7K ohm resistor for performance adjustment	USB3_CM_P0	RI42	@ RI40 @ 3D_CAM_EN
15	A_EQ1	OS2	LL: 9.5 dB (default) LH: 13 dB	USB3_OS2_P0	RI19	@ RI87 @
16	A_DE0	DE2	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_DE2_P0	RI20	@ RI31 @
17	A_EQ0	EQ2	LL: 9.5 dB (default) LH: 13 dB	USB3_EQ2_P0	RI21	@ RI36 @
18	A_DE1	GND	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_PO_PIN18	RI52	@ RI50 @
19	A_Inp	RX2-	Same			
20	A_Inp	RX2+	Same			
21	GND	GND	Same			
22	B_OUTp	TX1+	Same			
23	B_OUTn	TX1-	Same			
24	I2C_EN	NC	this pin can be NC or connected to GND	NC		RI57 @









For Test:
 APE937(SA000070L00)
 AOZ1336(SA00006U600)
 TPS22967(SA000070S00)

CT pin use 2200pf for soft start tuning




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	LED / B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B016P
Date:	Friday, October 24, 2014	Sheet	46	of	56



R_pu (ohm)	R_pd (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111


0402 1% resistors are required

Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11




Memory ID	P/N	Vendor	Configuration	Size
(default) 000	SA000068U0L	SAMSUNG	K4W2G1646Q-BC1A	1GB
(default) 001	SA00006H40L	HYNIX	H5TC2G63FFR-11C	1GB
(default) 010	SA00006750L	Micron	MT41J128M16JT-093G	1GB
(default) 011	SA000076POL	SAMSUNG	K4W4G1646B-HC11	2GB
(default) 100	SA00006E80L	HYNIX	H5TC4G63AFR-11C	2GB
(default) 101	SA000077K0L	Micron	MT41J256M16HA-093G	2GB


+3VS TO +3VGS





+1.35VS_VGA TO +1.35V_MEM_GFX



+1.8VS TO +1.8VGS



370mA (HDMI) 188mA (Display Port) No Use GPU Display Port output



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	TOPAZ Power/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date	Monday, October 20, 2014	Sheet	49	of	56


+VGA_CORE	10uF	1uF	0.1uF
VDDC	TBD	5 (1@)	10 (2@) 0
VDDCI	3.5A	1	3 0

+VGA_PCIE	10uF	1uF	0.1uF
PCIE_VDDC	2.5A	2 (1@)	5 (1@) 0
BIF_VDDC	1.4A	0	1 0
SPLL_VDDC	100mA	1	1 1



+1.35V_MEM_GFX	10uF	2.2uF	0.1uF	0.01uF
VDDR1 1.5A	3	5	5	5

+1.8VGS	10uF	1uF	0.1uF
PCIE_PVDD	100mA	1	1 1
MPLL_PVDD	130mA	1	1 1
SPLL_PVDD	75mA	1	1 1
VDDR4	(300mA)	0	0 0
VDD_CT	13mA	1	1 1
+TSVDD	13mA	1	1 1
+DP_VDDR	0	0	0 0
+DP_VDDC	0	0	0 0


+3VGS	10uF	1uF	0.1uF
VDDR3	25mA	0	2 (1@) 1



- <52,53> M_DA[63..0] M_DA[63..0]
- <52,53> M_MA[15..0] M_MA[15..0]
- <52,53> M_DQM[7..0] M_DQM[7..0]
- <52,53> M_DQS[7..0] M_DQS[7..0]
- <52,53> M_DQS#[7..0] M_DQS#[7..0]



Place close to GPU (within 25mm)
and place component close to each other








Route 50ohms single-ended/100ohm diff and keep short
debug only, for clock observation, if not need, DNI.

GDDR5/DDR3		GDDR5/DDR3		K17	
M_DA0	K27	QDA0_0	MAA0_0/MAA_0	K17	M_MA0
M_DA1	J29	QDA0_1	MAA0_1/MAA_1	K20	M_MA1
M_DA2	H30	QDA0_2	MAA0_2/MAA_2	H23	M_MA2
M_DA3	H32	QDA0_3	MAA0_3/MAA_3	G23	M_MA3
M_DA4	G29	QDA0_4	MAA0_4/MAA_4	G24	M_MA4
M_DA5	F28	QDA0_5	MAA0_5/MAA_5	H24	M_MA5
M_DA6	F32	QDA0_6	MAA0_6/MAA_6	J18	M_MA6
M_DA7	F30	QDA0_7	MAA0_7/MAA_7	K19	M_MA7
M_DA8	C30	QDA0_8	MAA0_8/MAA_8	G20	M_MA8
M_DA9	F27	QDA0_9	MAA0_9/MAA_9	L17	M_MA9
M_DA10	A28	QDA0_10	MAA1_0/MAA_8	J14	M_MA8
M_DA11	C28	QDA0_11	MAA1_1/MAA_9	K14	M_MA9
M_DA12	E27	QDA0_12	MAA1_2/MAA_10	J11	M_MA10
M_DA13	G26	QDA0_13	MAA1_3/MAA_11	J13	M_MA11
M_DA14	D26	QDA0_14	MAA1_4/MAA_12	H11	M_MA12
M_DA15	F25	QDA0_15	MAA1_5/MAA_BA2	G11	M_BA2
M_DA16	A25	QDA0_16	MAA1_6/MAA_BA0	J16	M_BA0
M_DA17	C25	QDA0_17	MAA1_7/MAA_BA1	L15	M_BA1
M_DA18	E25	QDA0_18	MAA1_8/MAA_14	G14	M_MA14
M_DA19	D24	QDA0_19	MAA1_9/RSVD	L16	
M_DA20	E23	QDA0_20	WCKA0_0/DQMA0_0	E32	M_DQM0
M_DA21	F23	QDA0_21	WCKA0B_0/DQMA0_1	E30	M_DQM1
M_DA22	D22	QDA0_22	WCKA1_0/DQMA0_2	A21	M_DQM2
M_DA23	F21	QDA0_23	WCKA0B_1/DQMA0_3	C21	M_DQM3
M_DA24	E21	QDA0_24	WCKA1_1/DQMA1_0	E13	M_DQM4
M_DA25	D20	QDA0_25	WCKA1B_0/DQMA1_1	D12	M_DQM5
M_DA26	F19	QDA0_26	WCKA1_1/DQMA1_2	E3	M_DQM6
M_DA27	A19	QDA0_27	WCKA1B_1/DQMA1_3	F4	M_DQM7
M_DA28	D18	QDA0_28	EDCA0_0/QSA0_0	H28	M_DQS0
M_DA29	F17	QDA0_29	EDCA0_1/QSA0_1	C27	M_DQS1
M_DA30	A17	QDA0_30	EDCA0_2/QSA0_2	A23	M_DQS2
M_DA31	C17	QDA0_31	EDCA0_3/QSA0_3	E19	M_DQS3
M_DA32	E17	QDA0_32	EDCA1_0/QSA1_0	E15	M_DQS4
M_DA33	D16	QDA1_0	EDCA1_1/QSA1_1	D10	M_DQS5
M_DA34	F15	QDA1_1	EDCA1_2/QSA1_2	G5	M_DQS6
M_DA35	A15	QDA1_2	EDCA1_3/QSA1_3	D6	M_DQS7
M_DA36	D14	QDA1_3	EDCA1_0/QSA1_0B	H27	M_DQS8
M_DA37	F13	QDA1_4	EDCA1_1/QSA1_1B	A27	M_DQS9
M_DA38	A13	QDA1_5	EDCA1_2/QSA1_2B	C23	M_DQS2
M_DA39	C13	QDA1_6	EDCA1_3/QSA1_3B	C19	M_DQS3
M_DA40	E11	QDA1_7	EDCA1_0/QSA1_0B	C15	M_DQS4
M_DA41	A11	QDA1_8	EDCA1_1/QSA1_1B	E9	M_DQS5
M_DA42	C11	QDA1_9	EDCA1_2/QSA1_2B	C5	M_DQS6
M_DA43	F11	QDA1_10	EDCA1_3/QSA1_3B	H4	M_DQS7
M_DA44	A9	QDA1_11	EDCA1_0/QSA1_0B	L18	VRAM_ODT0
M_DA45	C9	QDA1_12	EDCA1_1/QSA1_1B	K16	VRAM_ODT1
M_DA46	F9	QDA1_13	EDCA1_2/QSA1_2B	H26	M_CLK0
M_DA47	D8	QDA1_14	EDCA1_3/QSA1_3B	H25	M_CLK#0
M_DA48	E7	QDA1_15	ADBIA0/ODTA0	G8	M_CLK1
M_DA49	A7	QDA1_16	ADBIA1/ODTA1	H9	M_CLK#1
M_DA50	C7	QDA1_17	ADBIA0/ODTA0	G22	M_RAS#0
M_DA51	F7	QDA1_18	ADBIA1/ODTA1	G17	M_RAS#1
M_DA52	A5	QDA1_19	ADBIA0/ODTA0	G19	M_CAS#0
M_DA53	E5	QDA1_20	ADBIA1/ODTA1	G16	M_CAS#1
M_DA54	C3	QDA1_21	ADBIA0/ODTA0	H22	M_CS#0
M_DA55	E1	QDA1_22	ADBIA1/ODTA1	J22	M_CS#1
M_DA56	G7	QDA1_23	ADBIA0/ODTA0	G13	M_CS#1
M_DA57	G6	QDA1_24	ADBIA1/ODTA1	K13	
M_DA58	G1	QDA1_25	ADBIA0/ODTA0	K20	M_CKE0
M_DA59	G3	QDA1_26	ADBIA1/ODTA1	J17	M_CKE1
M_DA60	J6	QDA1_27	ADBIA0/ODTA0	G25	M_WE#0
M_DA61	J1	QDA1_28	ADBIA1/ODTA1	H10	M_WE#1
M_DA62	J3	QDA1_29	ADBIA0/ODTA0		
M_DA63	J5	QDA1_30	ADBIA1/ODTA1		
M_DA64	J5	QDA1_31	ADBIA0/ODTA0		
M_DA65	J28	QDA1_32	ADBIA1/ODTA1		

Memory Partition A - Lower 32 bits





- <51,53> M_DA[63..0] M_DA[63..0]
- <51,53> M_MA[15..0] M_MA[15..0]
- <51,53> M_DOM[7..0] M_DOM[7..0]
- <51,53> M_DQS[7..0] M_DQS[7..0]
- <51,53> M_DQS# [7..0] M_DQS# [7..0]



Security Classification		Compal Secret Data		Title	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	TOPAZ VRAM A Lower	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer Document Number	Rev
				LA-B016P	01
Date: Monday, October 20, 2014				Sheet	52 of 56

Memory Partition A - Upper 32 bits

- <51.52> M_DA[63..0] M_DA[63..0]
- <51.52> M_MA[15..0] M_MA[15..0]
- <51.52> M_DQM[7..0] M_DQM[7..0]
- <51.52> M_DQS[7..0] M_DQS[7..0]
- <51.52> M_DQS# [7..0] M_DQS# [7..0]



Security Classification		Compal Secret Data		Title	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	TOPAZ VRAM A Upper	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	Rev
				LA-B016P	0.1
Date: Monday, October 20, 2014				Sheet	53 of 56


Power-Up/Down Sequence

1. All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/ μ s.


2. The external pull ups on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.

3. VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).

4. For power down, reversing the ramp-up sequence is recommended.



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-B016P Date: Monday, October 20, 2014 Sheet 54 of 56
				Rev 0.1



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	Reserved Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number	Rev
				LA-B016P	0.1
Date:	Monday, October 20, 2014	Sheet	55	of	56



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/03/26	Deciphered Date	2015/03/31	Title	Reserved Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number	Rev
				LA-B016P	0.1
Date:	Monday, October 20, 2014	Sheet	56	of	56

www.s-manuals.com