

MODEL NAME : ZAVA1/ZAVC1
PCB NO : DA80011D000 LA-B015P-R1.0

Compal Confidential


Schematic Document

Intel BoardWell ULT
ZAVA1/ZAVC1
DIS AMD 25W/M2+DDR3x8

2014-10-17


Rev: 1.0

Security Classification	Compal Secret Data		Title		<i>Compal Electronics, Inc.</i>	
Issued Date	2014/10/17	Deciphered Date	2018/04/30	Cover Page		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number	Rev	
				LA-B015P	1.0	
Date: Friday, October 17, 2014				Sheet	1 of 56	



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/17	Deciphered Date	2018/04/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-B015P
				Rev 1.0
				Date: Friday, October 17, 2014 Sheet 2 of 56

Compal Confidential
File Name : LA-B015P



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/17	Deciphered Date	2018/04/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Rev
				1.0
				Date: Friday, October 17, 2014
				Sheet 3 of 56

Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3
0	0	0.000V	0.000V	0.300V	0x00 - 0x0B
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3B
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3C - 0x46
6	43K +/- 1%	0.978V	0.992V	1.006V	0x47 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA3
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA4 - 0xAD
13	240K +/- 1%	2.316V	2.329V	2.343V	0xABE - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xC0
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC1 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD3
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD4 - 0xDC
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDD - 0xE6
19	NC	3.000V	3.300V	3.300V	0xE7 - 0xFF

HSW BOARD ID Table

Board ID	UMA	DIS(JET)	DIS(Topaz)	DIS(OPAL)
0				
1				
2				
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				

BDW BOARD ID Table


Board ID	UMA	DIS(JET)	DIS(Topaz)	DIS(OPAL)
0	1.0_3D CAM			
1		1.0_3D CAM		
2			1.0_3D CAM	
3	SSI(BDW)			
4		SSI(BDW)		
5			SSI(BDW)	
6	PT(BDW) SSI_3D CAM			
7		PT(BDW) SSI_3D CAM		
8			PT(BDW) SSI_3D CAM	
9	ST(BDW) PT_3D CAM			
10		ST(BDW) PT_3D CAM		
11			ST(BDW) PT_3D CAM	
12	1.0(BDW) ST_3D CAM			
13		1.0(BDW) ST_3D CAM		
14			1.0(BDW) ST_3D CAM	
15				SSI
16				PT
17				ST
18				1.0

SMBUS Control Table

	SOURCE	BATT	Charger	VGA	DIMM	XDP	Thermal Sensor	FFS
EC_SMB_CK1 EC_SMB_DA1	KB9012	V	V					
EC_SMB_CK2 EC_SMB_DA2	KB9012			V			V	
SMBCLK SMBDATA	ULT				V			V
SML0CLK SML0DATA	ULT							
SML1CLK SML1DATA	ULT							

Link

Symbol Note :




ULT

USB3.0	
Port1	USB connector 1
Port2	USB connector 2
Port3	
Port4	3D Camera
USB2.0	
Port0	USB connector 1
Port1	USB connector 2
Port2	USB connector 3 (D/B)
Port3	
Port4	MINI Card (WLAN)
Port5	Touch Screen Panel
Port6	Card Reader
Port7	Camera
PCI EXPRESS	
Lane 1	
Lane 2	
Lane 3	10/100 LAN
Lane 4	MINI Card (WLAN)
Lane 5	PEG (AMD JET/TOBAZ)
Lane 6	
SATA	
SATA0	HDD
SATA1	
SATA2	
SATA3	




CLOCK SIGNAL (Diff. 100MHz)	
CLKOUT_PCIE0	
CLKOUT_PCIE1	
CLKOUT_PCIE2	10/100 LAN
CLKOUT_PCIE3	MINI Card (WLAN)
CLKOUT_PCIE4	dGPU
CLKOUT_PCIE5	

SMBUS Address [0x9a]






Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.
Issued Date	2014/10/17	Deciphered Date	2018/04/30	Doc No	SMBus/I2C Connection Map
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>					Rev 1.0
Date	Friday, October 17, 2014	Sheet	5	of	56

BDW_Pre-QS for DVT2 BDW_QS for DVT2






BDW (ES2) CPU for 3D / 4G




CAD Note: Avoid stub in the PWRGD path while placing resistors RC115

DDR3 COMPENSATION SIGNALS




Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2014/04/01	Deciphered Date	2015/04/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title MCP(L2/19) eDP_XDP_MISC Document Number: LA-B01SP Date: Feb, October 17, 2014 Sheet 6 of 56
Rev	0.1	Rev	0.1

Interleaved Memory





3 OF 19

4 OF 19




confirm by intel request PDG P141


Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		MCP(3,4/19) DDR3	
2014/04/01		2015/04/30		Document Number	
				LA-B015P	
				Rev 0.1	
				Date: Wednesday, September 10, 2014 Sheet 7 of 56	




For GCLK





INTVRMEN - INTEGRATED SUS 1.05V VRM ENABLE
 High - Enable Internal VRs
 Low - Enable External VRs



FLASH_DESCRIPTOR_SECURITY_OVERRIDE
 LOW = DISABLED (DEFAULT)
 HIGH = ENABLED




CMOS place near DIMM



PCH Rx side need use strap pin to update PCIe +/-




SATA Impedance Compensation
 CAD note:
 Place the resistor within 500 mils of the PCH. Avoid routing next to clock pins. reference FFRD sch 0.5






CMOS_CLR1	CMOS setting
Shunt	Clear CMOS
Open	Keep CMOS

ME_CLR1	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers





EMI depop location








MEM Bus : DDR/XDP/WLAN/TP




SML1 Bus : EC/Sensors











For GCLK



- 10/100 LAN ----->
- WLAN(Mini Card)----->
- dGPU----->









Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2015/04/30	
2014/04/01		2015/04/30		MCP(6,7/19) CLK,SMB,SPI,LPC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-B015P	
				Rev 0.1	
				Date: Tuesday, September 16, 2014 Sheet 9 of 56	










Note: SUSACK# and SUSWARN# can be tied together if EC does not want to involve in the handshake mechanism for the Deep Sleep state entry and exit CAN be NC, if not support Deep Sx





DSWODVREN - On Die DSW VR Enable
 * H : Enable(DEFAULT)
 L : Disable

DSWODVREN - ON DIE DSW VR ENABLE
 HIGH = ENABLED (DEFAULT)
 LOW = DISABLED















TOP-BLOCK SWAP OVERRIDE HIGH depop RC288 (DEFAULT) LOW pop RC288	BOOT BIOS STRAP BIT BBS HIGH LOW(DEFAULT) LPC SPI	TLS CONFIDENTIALITY HIGH LOW(DEFAULT)	NO REBOOT STRAP HIGH LOW(DEFAULT)
---	---	---	---




GPIO15 NOT USED






Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	MCP(11/19) PCIE, USB		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B015P	
				Date	Wednesday, September 10, 2014	Sheet 12 of 56
				Rev	0.1	






+1.35V : 470UF/2V/7343 *2 (PWR)
 10UF/6.3V/0603 * 6
 2.2UF/6.3V/0402 * 4






CAD Note: RC163 SHOULD BE PLACED CLOSE TO CPU

Security Classification	Compal Secret Data		Title	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number MCP(14,15,16/19) VSS LA-B015P
Date: Wednesday, September 10, 2014				Rev 0.1
Sheet 15 of 56				




CFG STRAPS for CPU



Display Port Presence Strap	
CFG4	<p>1: Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>0: Enabled; An external Display Port device is connected to the Embedded Display Port</p>

H=4mm

Populate RD1, De-Populate RD7 for Intel DDR3 VREFDQ multiple methods M1
Populate RD7, De-Populate RD1 for Intel DDR3 VREFDQ multiple methods M3




All VREF traces should have 10 mil trace width

Layout Note: Place near JDIMM1






Note: Check voltage tolerance of VREF_DQ at the DIMM socket

2-3A to 1 DIMMs/channel

CAD NOTE PLACE THE CAP NEAR TO DIMM RESET PIN



Layout Note: Place near JDIMM1.203,204



DDR3L SODIMM ODT GENERATION





Table with 4 columns: Security Classification, Issued Date, Deciphered Date, Title. Includes document number LA-B015P and date Wednesday, September 10, 2014.



Populate RD4, De-Populate RD8 for Intel DDR3 VREFDQ multiple methods M1
 Populate RD8, De-Populate RD4 for Intel DDR3 VREFDQ multiple methods M3


<7> DDR_B_DQS#(0..7)
 <7> DDR_B_D(0..63)
 <7> DDR_B_DQS(0..7)
 <7> DDR_B_MA(0..15)

All VREF traces should have 10 mil trace width


Layout Note:
 Place near JDIMM2

Note:
 Check voltage tolerance of VREF_DQ at the DIMM socket


CAD NOTE
 PLACE THE CAP NEAR TO DIMM RESET PIN









Layout Note:
 Place near JDIMM2.203,204







Security Classification	2014/04/01		Compal Secret Data		Deciphered Date		2015/04/30	Title	Compal Electronics, Inc.	
Issued Date	2014/04/01		Deciphered Date		2015/04/30			Document Number	DDR3 DIMMB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Rev	0.1	
Date: Wednesday, September 10, 2014 Sheet 18 of 56										





Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Document Number		Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-B015P		0.1
Date: Wednesday, September 10, 2014				Sheet	19	of 56




+LAN_IO rising time : >1ms and <100ms





CL30, CL31 close to UL1 Pin 17, 18




Place close to TCT pin



XTAL




Reserve 10K pull LAN_IO





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title	10/100 LAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Customer		Rev 0.1
			Date		Wednesday, September 10, 2014
			Sheet		21 of 56


CA57, CA58 close to UA1 pin1




CA59 CA60 close to UA1 pin9





iPhone and Nokia type Combo Jack






CA71, CA51 place close to Pin 26




CA53, CA55 change Value from 10U_0603_6.3V6M*O to 4.7U_0603_6.3V6K






Reserve for HDA issue




Close to UA1 Pin11,13,14,16




Trace width for SPK-L+/SPK-L-/SPK-R+/SPK-R- Speaker 4 ohm : 40mil Speaker 8 ohm : 20mil






Close to UA1 Pin11,13,14,16



Reserve for cancel Delay circuitis



Place on the moat between GND & GNDA.




Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2014/04/01	Deciphered Date	2015/04/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title Audio Codec ALC3234 Document Number IA-B015P Date Friday, October 17, 2014 Sheet 22 of 56
Rev	0.1		

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	0.1
			Date:	Wednesday, September 10, 2014 Sheet 23 of 56


Reserved Page

LA-B015P

**USB connector1
USB20 port0
USB30 port1**







**USB connector2
USB20 port0
USB30 port1**




Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Rev	USB3.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HONG KONG AND SHANGHAI FREE TRADE ZONE COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B015P	
				Date:	Tuesday, September 16, 2014	Sheet 24 of 56

IO to MB CONN Substitute:SP01001FS00






LED/B TO M/B SP01001A900






Security Classification	Compal Secret Data			Title	IO/B, LED/B
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Document Number	LA-B015P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Tuesday, September 16, 2014
				Sheet	25 of 56
				Rev	0.1

NGFF WL Con (E Key)

closed to pin 2, 4 closed to pin 64, 66




+3VALW TO +3VS_WLAN_NGFF




Prevent Backdriver from +3VS_WLAN_NGFF to +3VS

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Rev	0.1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B015P	
Date:	Wednesday, September 10, 2014		Sheet	26 of 56		

+5VS and +3VS switch





+3VALW TO +3V_DSW



+3V_DSW have soft start sequence: +3V_DSW stable > +3VALW_PCH > 0ms

CT pin use 2200pf for soft start tuning

+3VALW_PCH switch




For Intel S3 Power Reduction

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Document Number	LA-B015P
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>					
Date:	Tuesday, September 16, 2014	Sheet	28	of	56




Screw Hole

zzz

 PCB 13G LA-B015P REV0 M/B
 DA80011D000




H10 Delete.
 Layout informed PCB vendor to do PTH solution.
 (Function is same as beofre.)



Security Classification	Compal Secret Data			Title	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B015P	0.1
				Date: Wednesday, September 10, 2014	Sheet 29 of 56


SD034120280	12K_0402_1%
SD034270280	27K_0402_1%
SD034430280	43K_0402_1%
SD034560280	56K_0402_1%
SD034750280	75K_0402_1%
SD034100380	100K_0402_1%
SD034130380	130K_0402_1%
SD034160380	160K_0402_1%
SD034200380	200K_0402_1%
SD028430380	430K_0402_1%
SD034150280	15K_0402_1%
SD034330280	33K_0402_1%
SD028200280	20K_0402_1%




KB9012A3 change to KB9012A4 SA000040B30

ME_FWP PCH has internal 20K PD. (suspend power rail)

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Document Number		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1		
				Date: Friday, October 17, 2014 Sheet 30 of 56		




LCD PWR CTRL




SS table

Css	Tss
0.1uF	100mS
10nF	10mS
1nF	1mS
Open or tied to VIN	1mS




Webcam PWR CTRL





SS table



Css	Tss
0.1uF	100mS
10nF	10mS
1nF	1mS
Open or tied to VIN	1mS




eDP Connector




Place close to JEDP




* Touch Screen Panel







	US2	RS35	RS36	RS18	RS22	RS23	RS24	RS23
TI	SA000032X00	4.7K	4.7K	NC	NC	NC	2K	Y
PARADE	SA000071U00	7.5K	NC	Y	Y	Y	NC	NC




SATA HDD Connector




+5V_HDD Source




SHORT DEFAULT







Free Fall Sensor



FFS_INT1 connect to PCH GPIO & EC discuss with BIOS to use which pin




**Fintek thermal sensor
placed near by TOP DDR3**





REMOTE1,2 (+/-) :
Trace width/space:10/10 mil
Trace length:<8"


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Thermal Sensor Document Number LA-B015P Date: Wednesday, September 10, 2014 Sheet 33 of 56
Rev	0.1			



Other component (37.1)



Security Classification	Compal Secret Data			Title	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	PWR DCIN/BATT CONN/OTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Wednesday, September 10, 2014				Sheet	34 of 58



Iada=0~3.33A (65W)
Iada=0~4.62A (90W)

+VCHGR


BATT+

B+

Near PL701

+VCHGR

2S2P : CV = 8.4V CC = 3.9A
3S1P : CV = 12.6V CC = 2A




Output capacitor ESR need follow below equation to make sure feed back loop stability
 $ESR = 20mV * L * f_{sw} / 2V$



POK need pull high, it will pull high on vs transfer circuit

Change to 4.7u for TPS51285


3VALWP	
TDC 5.95A	
Peak Current 8.5A	
OCP current 10.2A	
TYP	MAX
H/S Rds(on): 22mohm	30mohm
L/S Rds(on): 10.8mohm	13.6mohm

5VALWP	
TDC 5.96A	
Peak Current 8.51A	
OCP current 10.2A	
TYP	MAX
H/S Rds(on): 22mohm	30mohm
L/S Rds(on): 10.8mohm	13.6mohm






Security Classification	Compal Secret Data			Title	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	PWR 1.5VSP / 1.8VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B012P	1.0
Date: Wednesday, September 10, 2014				Sheet	37 of 58



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-B012P
				Rev 1.0
				Date: Wednesday, September 10, 2014 Sheet 38 of 56



0.675VOLT +/- 5%
TDC 0.7A
Peak Current 1A

1.35VP
TDC 6A
Peak Current 8A
OCP current 10A


RSP=16m Ohm

<30.38> SYSON

<17> 0.675V_DDR_VTT_ON

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Document Number	PWR +1.35VP/0.675VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Wednesday, September 10, 2014	Sheet	39	of	56

Rev 1.0




EMI Part (47.1)


CPU_CORE
TDC 10A/14A(PL2)@15W CPU
Peak Current 32A@15W CPU
OCP current 40A@15W
Choke DCR 1.1m-Ohm(Max)
Load line -2mV/A

Security Classification	Compal Secret Data		Title	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				PWR_VCORE
				LA-B012P
				Rev 1.0
				Date: Wednesday, September 10, 2014 Sheet 40 of 56

TDC=9A
Peak Current=13A
OCP=16A








Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Title	PWR +1.35VGPU
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				Date:	Wednesday, September 10, 2014
				Sheet	41 of 56



PH1002 near GPU_CORE H/S mos

PH1003 near GPU_CORE choke



Vout=0.95V



SH00000NX00 (DCR:1.4± 5%)

VGA_CORE (Opal)
TDC 27A
Peak Current 40A
OCP current 50A
Load line X mV/A(not support)
FSW=300kHz

SH00000NX00 (DCR:1.4± 5%)


+VGA_PCIE
TDC 3A
Peak Current 4.2A
OCP current 6A

Security Classification	Compal Secret Data		Document Number	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title				Rev
PWR_VGA_CORE/PCIE				1.0
LA-B012P				
Date: Wednesday, September 10, 2014 12:42:42 PM Page 42 of 56				



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	PWR PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	LA-B012P	
Date:	Wednesday, September 10, 2014		Sheet	43	of 56
			Rev	1.0	









Power block




Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	44	DCIN/BATT CONN/OTP	13/10/24	Morris	design change	change PR16 from 100K to 10K add PR37 10K	0.2
2	45	CHARGER	13/10/24	Morris	design change	change PC711 from 1000pF to 0.01uF change PR711 from 49.9K to 51.1K change PR713 from 10K to 499K change PR724 from 100K to 499K change PC721 from 0.047u to 0.22u change PC722 from 0.1u to 1u add PC732 100u	0.2
3	46	3.3VALWP/5VALWP	13/10/24	Morris	design change for solve can't root issue	change PC104 from 0.1u to 0.22u change PC110 from 0.1u to 0.22u change PR102 from 2.2K to 10K add PR110 20K	0.2
4	50	VCORE	13/10/24	Morris	adjust CPU parameter	change PR507(15W@) from 90.9K to 169K change PR519 from 1.91K to 10K change PR521 from 95.3K to 97.6K change PR539 from 8.06K to 909 change PC515,PC516 from SF000005100 to SF000004M00 change PL502 from SH00000NM00 to SH00000PQ00 change PR535(15W@) from 340 to 210 change PR537 from 1.27K to 1.37K change PR535(28W@) from 432 to 261 change PR507(28W@) from 113K to 205K change PR551 from 2.61K to 5.23K add PC522 82pF add PR533 0-ohm	0.2
6	52	VGA_CORE/PCIE	13/10/24	Morris	design change from vendor change LL	change PR1040 from 1.24K to 825	0.2
7	53	PROCESSOR DECOUPLING	13/10/24	Morris	adjust CPU parameter	change PC924 from SGA20331E10 to SGA00009800 remove PC901,PC903,PC904,PC906,PC908,PC909,PC910,PC911,PC912,PC913,PC914,PC915,PC917,PC919,PC921	0.2
8	45	CHARGER	13/10/28	Morris	design change for plug out battery shut down issue	change PC723 from 0.01uF to 0.47uF change PR728 from 0 to 9.09K change PC728 from 4700pF to 2200pF change PC701 from 220pF to 1000pF	0.2
9	46	3.3VALWP/5VALWP	13/12/12	Morris	design change from EE request	add PR115 10K-ohm	0.3
10	50	VCORE	13/12/12	Morris	design change from Intel recommend	change PR519 from 10K to 1.5K	0.3
11	48	+VCCIO	13/12/13	Morris	design change from EE request	delete PR310 and add PR300 0-ohm	0.3
12	50	VCORE	14/01/20	Morris	adjust CPU parameter	change PR507(15W@) from 169K to 90.9K change PR507(28W@) from 205K to 113K	1.0
13	53	PROCESSOR DECOUPLING	14/02/13	Morris	design change from thermal request	change PC836 PC837 PC838 PC839 from SGA20331E10 to SGA00006A00	1.0
14	50	VCORE	14/03/03	Morris	design change for VGA thermal issue	change PC836 PC837 PC838 PC839 from SGA20331E10 to SGA00006A00	1.0



Vendor	PS8713B	TI	Spec	schematic netname	3Vs	GND
1	YDD	YCC	Same			
2	B_EQ0	EQ1	LL: 9.5dB (default) LH: 13dB HL: 4.5dB HH: 7.7 dB	USB3_EQ1_P0	RI23	@ RI32 @
3	DE0	DE1	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_DE1_P0	RI26	@ RI35 @
4	EQ1	OS1	LL: 9.5dB LH: 13dB HL: 4.5dB HH: 7.7 dB	USB3_OS1_P0	RI22	@ RI40 @
5	PD#	EN_RXD	it can be left open	USB3_ERD_P0	RI44	@ RI48 @
6	B_DE1	GND	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_PO_PIN6	RI53	@ RI49 @
7	REXT	NC	4,99K			RI56 4,99K
8	B_Inp	RX1-	Same			
9	B_Inp	RX1+	Same			
10	GND	GND	Same			
11	A_OUTn	TX2-	Same			
12	A_OUTp	TX2+	Same			
13	YDD	YCC	Same			
14	TST/NC	CM	4.7K ohm resistor for performance adjustment	USB3_CM_P0	RI42	@ RI46 @ <11,30>
15	A_EQ1	OS2	LL: 9.5 dB (default) LH: 13 dB	USB3_OS2_P0	RI19	@ RI87 @
16	A_DE0	DE2	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_DE2_P0	RI20	@ RI31 @
17	A_EQ0	EQ2	LL: 9.5 dB (default) LH: 13 dB	USB3_EQ2_P0	RI21	@ RI36 @
18	A_DE1	GND	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_PO_PIN18	RI52	@ RI50 @
19	A_Inp	RX2-	Same			
20	A_Inp	RX2+	Same			
21	GND	GND	Same			
22	B_OUTp	TX1+	Same			
23	B_OUTn	TX1-	Same			
24	I2C_EN	NC	this pin can be NC or connected to GND	NC		RI57 @




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title	3D CAMERA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B015P
Date:	Wednesday, October 22, 2014	Sheet	46	of	56




LVDS Interface




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
Date: Wednesday, September 10, 2014				Sheet	47 of 56




3.3V TO 1.8V LEVEL SHIFTER
For SET/OPAL to support SV12 regulator
DNI for TOPAZ




Internal VGA Thermal Sensor



Reserved THERMAL SENSOR







VGA Thermal Sensor ADM1032ARMZ



Peak Current Control (PCC) CKT Reversed

TSVDD	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
10u	1	1




VGA_SMB_CLK1	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
10u	1	1

VDD1DI	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
10u	1	1

Bits [3:1]	MemoryID	P/N	Vendor	vendor part number	Size	RV20	RV27
(default)	111	SA00076POL	SAMSUNG	K4W61646D-BC1A	4GB	4.75K	NC
	000	SA00006E80L	HYNIX	H5TC4G63AFR-11C	4GB	NC	4.75K
	001	SA000077K0L	Micron	MT41J256M16HA-093C-E	4GB	8.45K	2K

CONFIGURATION STRAPS			RECOMMENDED SETTINGS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			D= DO NOT INSTALL RESISTOR 1= 1.8V RESISTOR 1.8= 1.8V RESISTOR NA= NOT APPLICABLE
STRAPS	MLPS	DESCRIPTION OF DEFAULT SETTINGS	Default Setting
TX_PWREN_ENB	PS_1[4]	Transceiver Power Stamps Enable 0.50V Tx output swing Full Tx output swing	1
TX_DEMPHY_EN	PS_1[0]	PCIe Transceiver De-emphasis Enable 1.7x de-emphasis disabled 1.7x de-emphasis enabled	0
BIF_GENL_EN_A	PS_1[1]	PCIe Gen2 Enable NOTE: RESERVED FOR ThermoSense and should be strapped to 0	1
BIF_VGA_DIS	PS_2[4]	VGA control 0-VGA controller capacity enabled 1-VGA controller capacity disabled (for multi-GPU)	0
ROMCFGQ[0]	PS_0[3-1]	0-VGA controller capacity enabled (for multi-GPU) 1-VGA controller capacity disabled (for multi-GPU) If PS_2[3:1] defines memory architecture size select 00 = 512Kbit M2OPRMA (ST) 01 = 1Mbit M2OPRMA (ST) 10 = 4Mbit M2OPRMA (ST) 11 = 16Mbit M2OPRMA (ST) 00 = 512Kbit M2OPRMA (CH) 01 = 1Mbit M2OPRMA (CH) 10 = 4Mbit M2OPRMA (CH) 11 = 16Mbit M2OPRMA (CH)	000
BIOS_ROM_EN	PS_2[0]	Enable external BIOS ROM device 1-Enabled	0
ALD[1]	NA	NOTE: Not a GPIO 01 - Audio for OP-ENV 10 - Audio for OP-HDMI if dongle is detected 11 - Audio for both OP and HDMI	XX
ALD[0]	NA	HDMI must only be enabled on systems that are legally entitled to use responsibility of the system integrator to ensure that the system is entitled to support this feature.	
SEC_DIS	PS_0[6]	Reserved for future ASIC	1
RESERVED	PS_1[3]	Reserved	0
RESERVED	PS_1[2]	Reserved	0
RESERVED	NA	Reserved	0
RESERVED	NA	Reserved for ThermoSense/Seymour only	0
AUD_PORT_CONN_PINSTRAP[5]	PS_3[0]	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS	xxx
AUD_PORT_CONN_PINSTRAP[1]	PS_3[4]	0 - 1 usable endpoints 1 - 2 usable endpoints 2 - 3 usable endpoints 3 - 4 usable endpoints 4 - 5 usable endpoints 5 - 6 usable endpoints	
AUD_PORT_CONN_PINSTRAP[0]	PS_3[0]	0 - 1 usable endpoints 1 - 2 usable endpoints 2 - 3 usable endpoints 3 - 4 usable endpoints 4 - 5 usable endpoints 5 - 6 usable endpoints	



MLPS Implementation:







- Place MLPS circuit components as close to ASIC as possible
- Total DC resistance of trace between PS pin and C should be less than 2 ohm
- Total DC resistance of trace between C and ground should be less than 2 ohm
- Trace capacitance should be less than 100pF.
- Resistors should be of +/-1% tolerance

Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2014/04/01	Disciplined Date
Disciplined Date	2015/04/20	Docuement Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS UNCLASSIFIED AND NOT CONTROLLED FROM THE PERSPECTIVE OF EXPORT CONTROL. IT IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND IS TO BE USED BY THE ADDRESSEE TO FABRICATE THE PRODUCT DESCRIBED HEREIN. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Docuement Number
		LA-B015P
		Rev
		6.1
		Date
		Friday, September 18, 2014
		Sheet
		48 of 98


MPLL_PVDD	MarsCRB	Design
220ohm	1	1
0.1u	1	1
1u	1	1
10u	1	1

SPLL_PVDD	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
10u	1	1

SPLL_VDDC	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
10u	1	1



Security Classification	Compal Secret Data		Title	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	AMD OPAL-XT_M2_BACO POWER
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number LA-B015P Date: Wednesday, September 10, 2014 Sheet 49 of 56



DP_VDDR	MarsCRB	Design
0.1u	1	1
1u	1	1
10u	1	1

+1.8VGS

RV43


0.0402 5%

DP_VDDR:1.8V@237mA/link

AH34, AJ34, AF34, AG34, AM37, AL38
For MARS/OPAL only,
Leave NC on SUN/JET/TOPAZ
(reference AMD CRB)

RV44

FOR MARS/OPAL only,
Leave NC on SUN/JET/TOPAZ
(reference AMD CRB)



DP_VDDC	MarsCRB	Design
0.1u	1	1
1u	1	1
10u	1	1

FOR MARS/OPAL only,
Leave NC on SUN/JET/TOPAZ
(reference AMD CRB)

PS. Not include AN32

(DP_VDDC:0.95V@280mA/link)


+VGA_PCIE

VDDR1	MarsCRB	Design
0.1u	5	0
0.1u	5	5
1u	0	5
2.2u	5	0
10u	3	5
220u	0	1

VDD_CT	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	3
10u	1	1

VDDR3	MarsCRB	Design
120ohm	1	0
0.1u	1	0
1u	2	3
10u	0	1

VDDR4	MarsCRB	Design
220ohm	1	1
0.1u	1	1
1u	1	1
10u	1	0




PCIE_VDDR	MarsCRB	Design
0.1u	0	2
1u	2	3
10u	1	1

PCIE_VDDC	MarsCRB	Design
1u	7	5
10u	2	1

VGA_CORE Cap in power side sheet

Route as differential pair





<53.54> MDA[0..63] MDA[0..63]

MAA[15..0] MAA[15..0] <53.54>
A_BA[2..0] A_BA[2..0] <53.54>

<55.56> MDB[0..63] MDB[0..63]

MAB[15..0] MAB[15..0] <55.56>
B_BA[2..0] B_BA[2..0] <55.56>




DRAM_RST# is a daisy-chain net that connects to all VRAM






This basic topology should be used for DRAM_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec.
Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2

Ball to RV57 < 1"
CV100 to RV57 < 200 mil
CV100 to RV53 < 1"





Security Classification	Compal Secret Data		Title
Issued Date	2014/04/01	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			AMD_OPAL_XT_M2_MEM_IF LA-B015P Rev 0.1 Date: Wednesday, September 10, 2014 Sheet 52 of 56









Security Classification	Compal Secret Data		2015/04/30		Title	
Issued Date	2014/04/01	Deciphered Date			AMD OPAL-XT M2 VRAM A0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
Size	C	Document Number	LA-B015P		Rev	0.1
Date:	Wednesday, September 10, 2014		Sheet	53	of 56	



Security Classification	Compal Secret Data		Title	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	AMD OPAL-XT M2 VRAM_A1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C
Date: Wednesday, September 10, 2014				Rev 0.1
Sheet 54 of 56				



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				AMD OPAL-XT M2 VRAM B0
Size	C	Document Number	LA-B015P	Rev
Date:	Wednesday, September 10, 2014	Sheet	55	of 56



Security Classification	Compal Secret Data		Title	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	AMD OPAL-XT M2 VRAM B1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT IT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-B015P Rev 0.1
Date: Wednesday, September 10, 2014				Sheet 56 of 56

www.s-manuals.com