

# DJ2 Montevina UMA Schematics Document

## uFCPGA Mobile Penryn


### Intel GM45+ICH9M

**2010-06-02**

**REV : X00**


*DY : Nopop Component*  
*HDMI : Pop for HDMI*  
*GIGA : Pop for GIGA LAN*  
*10/100 : Pop for 10/100 LAN*

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Cover Page</b>		
Size A3	Document Number <b>DJ2 Montevina UMA</b>	Rev <b>X00</b>
Date: Wednesday, June 02, 2010	Sheet 1	of 88

# DJ2 Montevina UMA Block Diagram

Project code : 91.4EM01.001  
 PCB P/N : 48.4EM25.0SA  
 Revision : 10240 -SA



CPU DC/DC TPS51620 <sup>47</sup>	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE
SYSTEM DC/DC TPS51218 <sup>49</sup>	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VCCP
SYSTEM DC/DC TPS51125 <sup>46</sup>	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW +15V_ALW
SYSTEM DC/DC TPS51116 <sup>50</sup>	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF
MAXIM CHARGER BQ24745 <sup>45</sup>	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC
SYSTEM DC/DC Switches <sup>42</sup>	
INPUTS	OUTPUTS
+1.5V_SUS +5V_ALW +3.3V_ALW	+1.5V_RUN +5V_RUN +3.3V_RUN
PCB LAYER	
L1: Top	
L2: GND	
L3: Signal	
L4: Signal	
L5: VCC	
L6: Bottom	

Option 1 : 10/100  
 Option 2 : Giga Lan

<Core Design>


**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size A3	Document Number <b>DJ2 Montevina UMA</b>	Rev <b>X00</b>
------------	---	-------------------

Date: Wednesday, June 02, 2010 Sheet 2 of 88

# DJ1 Montevina UMA Power Block Diagram



## Power Shape

Regulator

LDO


Switch

<Core Design>





Title <b>Power Block Diagram</b>		
Size A3	Document Number <b>DJ2 Montevina UMA</b>	Rev <b>X00</b>
Date: Friday, May 28, 2010	Sheet 3	of 88


# ICH SMBus Block Diagram




# KBC SMBus Block Diagram



# Thermal Block Diagram



# Audio Block Diagram



<Core Design>

# ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.2.3

Signal	Usage/When Sampled	Comment															
HDA_SDOUT	XOR Chain Entrance / PCI Express* Port Config 1 bit 1 (Port 1-4), Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit 1 of RPC.PC (Chipset Config Registers: Offset 224h). This signal has a weak internal pull-down.															
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4), Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit 0 of RPC.PC (Chipset Config Registers: Offset 224h)															
GNT2#/GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6), Rising Edge of PWROK	This signal has a weak internal pull-up. Sets bit 2 of RPC.PC2 (Chipset Config Registers: Offset 0224h) when sampled low.															
GPIO20	Reserved, Rising Edge of PWROK	This signal has a weak internal pull-down. NOTE: This signal should not be pulled high															
GNT1#/GPIO51	ESI Strap (Server Only), Rising Edge of PWROK.	Tying this strap low configures DMI for ESIncompatible operation. This signal has a weak internal pull-up. NOTE: ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.															
GNT3#/GPIO55	Top-Block Swap override. Rising Edge of PWROK.	Sampled low: this indicates that the system is strapped to the "top-block swap" mode (IntelR ICH9 inverts A16 for all cycles targeting BIOS space). The status of this strap is readable via the Top Swap bit (Chipset Config Registers: Offset 3414h: bit 0). Note that software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.															
GNT0#	Boot BIOS Destination Selection 1, Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h: bit 11). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.  <table border="1"> <tr> <td>Bit11 (GNT0#)</td> <td>Bit 10 (SPI_CS1#)</td> <td>Boot BIOS Destination</td> </tr> <tr> <td>0</td> <td>1</td> <td>SPI</td> </tr> <tr> <td>1</td> <td>0</td> <td>PCI</td> </tr> <tr> <td>1</td> <td>1</td> <td>LPC</td> </tr> <tr> <td>0</td> <td>0</td> <td>Reserved</td> </tr> </table>	Bit11 (GNT0#)	Bit 10 (SPI_CS1#)	Boot BIOS Destination	0	1	SPI	1	0	PCI	1	1	LPC	0	0	Reserved
Bit11 (GNT0#)	Bit 10 (SPI_CS1#)	Boot BIOS Destination															
0	1	SPI															
1	0	PCI															
1	1	LPC															
0	0	Reserved															
SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0, Rising Edge of CLPWROK	Controllable via Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h: bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap.  <table border="1"> <tr> <td>Bit11 (GNT0#)</td> <td>Bit 10 (SPI_CS1#)</td> <td>Boot BIOS Destination</td> </tr> <tr> <td>0</td> <td>1</td> <td>SPI</td> </tr> <tr> <td>1</td> <td>0</td> <td>PCI</td> </tr> <tr> <td>1</td> <td>1</td> <td>LPC</td> </tr> <tr> <td>0</td> <td>0</td> <td>Reserved</td> </tr> </table>	Bit11 (GNT0#)	Bit 10 (SPI_CS1#)	Boot BIOS Destination	0	1	SPI	1	0	PCI	1	1	LPC	0	0	Reserved
Bit11 (GNT0#)	Bit 10 (SPI_CS1#)	Boot BIOS Destination															
0	1	SPI															
1	0	PCI															
1	1	LPC															
0	0	Reserved															
SATALED#	PCI Express Lane Reversal (Lanes 1-4), Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR (Device 28: Function 0: Offset D8)															
SPKR	No Reboot, Rising Edge of PWROK.	Sampled high: this indicates that the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status of this strap is readable via the NO REBOOT bit (Chipset Config Registers: Offset 3410h: bit 5).															
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.															
GPIO33 / HDA_DOCK_EN#	Flash Descriptor Security Override Strap. (Mobile Only) Rising Edge of PWROK.	Sampled low: the Flash Descriptor Security will be overridden. Sampled high: the security measures will be in effect. This strap should only be enabled in manufacturing environments.															
GPIO49	DMI Termination Voltage. Rising Edge of CLPWROK.	The signal is required to be high for mobile applications.															
SPI_MOSI (Mobile Only)	Integrated TPM Enable. Rising Edge of CLPWROK.	Sampled low: the Integrated TPM will be disabled. Sampled high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enabled. NOTE: This signal is required to be floating or pulled low for desktop applications.															

# ICH9 Integrated pull-up and pull-down Resistors

ICH9 EDS 642879 Rev.2.3

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 10K
DPRSPLVR/GPIO16	PULL-DOWN 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT0#, GNT[3:1]#/GPIO[55,53,51]	PULL-UP 20K
GPIO20	PULL-DOWN 20K
GPIO49	PULL-UP 20K
LAD[3:0]# / FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ0	PULL-UP 20K
LDRQ1 / GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1# / GPIO58 (Desktop Only) / CLGPIO6 (Digital Office Only)	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH[3:0]	PULL-UP 20K
TP3	PULL-UP 20K
USB[11:0] [P,N]	PULL-DOWN 15K

## PCIE Routing

LANE1	
LANE2	MiniCard WLAN
LANE3	LAN

## USB Table

USB Pair	Device
0	USB0
1	RESERVED
2	USB2
3	USB3
4	BLUETOOTH
5	RESERVED
6	WLAN
7	RESERVED
8	RESERVED
9	RESERVED
10	Card Reader
11	CAMERA

# Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 355648 Rev.2.3

Pin Name	Strap Description	Configuration
CFG2:0	FSB Frequency	000 = FSB1066 010 = FSB800 011 = FSB667 Others = Reserved
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled (Note 2). 1 = The iTPM Host Interface is disabled (default)
CFG7	Intel Management engine crypto strap	0 = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel Management Engine Crypto TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes, 15->0, 14->1 etc. 1 = Normal operation (default): Lane Numbered in Order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disable (Default)
CFG12	ALLZ	0 = ALLZ mode enabled (Note 3) 1 = Disable (Default)
CFG13	XOR	0 = XOR mode enabled (Note 3) 1 = Disable (Default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation (Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode [MCH->ICH]: (3->0, 2->1, 1->2 and 0->3) DMI x2 mode [MCH->ICH]: (3->0, 2->1)
CFG20	Digital Display Port (SDVO/DP/HDMI) Concurrent with PCIe	0 = Only digital DisplayPort (SDVO/DP/HDMI) or PCIe is operational (default) 1 = Digital DisplayPort (SDVO/DP/HDMI) and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA (Note4)	SDVO Present	0 = No SDVO/HDMI/DP interface disabled (default) 1 = SDVO/HDMI/DP interface enabled
_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIE disabled
DDPC_CTRLDATA (Note4)	Digital Display Present	0 = Digital display (HDMI/DP) device absent (default) 1 = Digital display (HDMI/DP) Device Present
CFG4:3 CFG8 CFG11 CFG14 CFG15 CFG17 CFG18	Reserved	


NOTE:

- All strap signals are sampled with respect to the leading edge of the GMCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
- Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.
- DDPC\_CTRL\_DATA & SDVO\_CTRL\_DATA straps should both be high to enable Display Port.



<Core Design>

<b>DELL</b> Wistron Corporation		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>Table of Content</b>		
Size Custom	Document Number <b>DJ2 Montevina UMA</b>	Rev <b>X00</b>
Date: Friday, May 28, 2010	Sheet 6	of 88


# SSID = CLOCK




R708 after MP need to be DY



SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M



Main = 71.08513.003(SLG)  
Second = 71.09356.00W(ICS)



27_SEL	PIN20/21	PIN24/25
0	96M	100M
1	100M	27M

<Core Design>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator SLG8SP513VTR**

Size: Custom Document Number: **DJ2 Montevina UMA** Rev: **X00**

Date: Wednesday, June 02, 2010 Sheet 7 of 88

**SSID = CPU**



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU-FSB(1/2)**

Size	Document Number	Rev
Custom	<b>DJ2 Montevina UMA</b>	<b>X00</b>

Date: Wednesday, June 02, 2010 Sheet 8 of 88







# SSID = CPU



<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title			
<b>CPU-Power(2/2)</b>			
Size	Document Number		Rev
Custom	<b>DJ2 Montevina UMA</b>		<b>X00</b>
Date: Wednesday, June 02, 2010		Sheet 9	of 88

**SSID = MCH**



<Core Design>

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Cantiga-Host(1/6)**










Size: Custom | Document Number: **DJ2 Montevina UMA** | Rev: **X00**

Date: Wednesday, June 02, 2010 | Sheet: 10 of 88




**SSID = MCH**

\* is current setting

CFG Strap	Low	High
CFG 5	DMI X 2	DMI X 4 *
CFG 6	ITPM enable	ITPM disable *
CFG 7	TLS cipher suite with no confidentiality	TLS cipher suite with confidentiality *
CFG 9	PCIe GFX lane reversed	PCIe GFX lane numbered in order *
CFG 10	PCIe loopback enable	PCIe loopback disable *
CFG 12	ALLZ mode enable	ALLZ mode disable *
CFG 13	XOR mode enable	XOR mode disable *
CFG 16	FSB dynamic ODT disable	FSB Dynamic ODT enable *
CFG 19	Normal operation *	Reverse DMI lanes
DMI Lane Reserved		
CFG 20	Only PCIe or SDVO is operational *	PCIe and SDVO are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO interface disable *	SDVO interface enable (HDMI enable) *
L_DDC_DATA	LFP disable *	LFP card present
DDPC_CTRLDATA	SDVO/iHDMI/DP interface disabled *	SDVO/iHDMI/DP interface enabled



SSID = MCH






<Core Design>





Title			Cantiga-DDR(3/6)		
Size	Document Number		Rev		
Custom	DJ2 Montevina UMA		X00		
Date:	Wednesday, June 02, 2010	Sheet	12	of	88

SSID = MCH




Place R1303 close to MCH within 500 mils.





**SSID = MCH**



Supply	Signal Group	Imax
+1.05V_VCCP	VCC	3060mA
+1.05V_VCCP	VTT	852mA
+1.05V_VCCP	VCC_PEG	1782mA
+1.05V_VCCP	VCC_DMI	456mA
+1.05V_VCCP	VCCA_SM	720mA
+1.05V_VCCP	VCCA_SM_CK	26mA
+1.05V_VCCP	VCCA_HPLL	24mA
+1.05V_VCCP	VCCA_MPLL	139.2mA
+1.05V_VCCP	VCCD_HPLL	157.2mA
+1.05V_VCCP	VCCA_PEG_PLL	50mA
+1.05V_VCCP	VCC_PEG_PLL	50mA
+1.05V_VCCP	VCC_AXF	321.35mA
+1.5V_RUN	VCCD_TVDC	35mA
+1.8V_SUS	VCC_SM	3000mA
+1.8V_SUS	VCC_SM_CK	124mA
+1.5V_RUN	VCCA_PEG_BG	414uA
+3.3V_RUN	VCC_HV	105.3mA



©Core Design©

**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Cantiga-Power(5/6)**

Size	Document Number	Rev
Custom	<b>DJ2 Montevina UMA</b>	<b>X00</b>

Date: Saturday, May 29, 2010 Sheet 14 of 88




**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Core Design

**Cantiga-Power/Filter(6/6)**




Size	Document Number	Rev
Custom	<b>DJ2 Montevina UMA</b>	<b>X00</b>

Date: Saturday, May 29, 2010 Sheet 15 of 88





M\_A\_DM[7..0] 12  
 M\_A\_DQS#[7..0] 12  
 M\_A\_DQS[7..0] 12  
 M\_A\_A[14..0] 12



**Note:**  
 If SA0\_DIM0 = 0, SA1\_DIM0 = 0  
 SO-DIMMA SPD Address is 0xA0  
 SO-DIMMA TS Address is 0x30  
  
 If SA0\_DIM0 = 1, SA1\_DIM0 = 0  
 SO-DIMMA SPD Address is 0xA2  
 SO-DIMMA TS Address is 0x32



**Layout Note:**  
 Place these Caps near SO-DIMMA.



Place between DM1 and DM2.



11 M\_ODT0 >>>  
11 M\_ODT1 >>>

M\_VREF\_CA DIMM0  
M\_VREF\_DO DIMM0

11,19 DDR3\_DRAMRST# >>>

+0.75V\_DDR\_VTT

H = 5.2mm


DDR3-204P-41-GP-U  
62.10017.N41

<Core Design>  
**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.  
 Title: **DDR3-SODIMM1**  
 Size: Document Number **DJ2 Montevina UMA** Rev **X00**  
 Date: Wednesday, June 02, 2010 Sheet 18 of 88






**SSID = ICH**




- 30 ICH\_AZ\_CODEC\_BITCLK << R2010 1 33R2J-2-GP
- 30 ICH\_AZ\_CODEC\_SYNC << R2012 1 33R2J-2-GP
- 30 ICH\_AZ\_CODEC\_RST# << R2015 1 33R2J-2-GP
- 30 ICH\_AZ\_CODEC\_SDOUT << R2016 1 33R2J-2-GP

30 ICH\_AZ\_CODEC\_SDINO  
 57 ICH\_AZ\_MCH\_SDIN1  
 -1\_0512

ACZ\_SDOUT R  
 -1\_0512



-1\_0512  
 HDA level shift for HDMI



<Core Design>


**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title  
**ICH9-LAN/HDA/SATA/LPC(1/4)**

Size Document Number  
 Custom **DJ2 Montevina UMA** Rev **X00**


Date: Wednesday, June 02, 2010 Sheet 20 of 88

# SSID = ICH




11,35,37,57,58,64 PLT\_RST# <<< PLT\_RST# R2102 1 2 0R0402-PAD PCI\_PLTRST#





**Layout Note:**  
Place as close as possible to the ICH Pin



WLAN  
LAN



NCTF PIN



PCI\_GNT#0 1 1KR2J-1-GP  
SPL\_CS#1 1 1KR2J-1-GP  
PCI\_GNT#3 1 1KR2J-1-GP

PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC (Default)

A16 swap override strap  
low = A16 swap override enable  
high = default




USB Pair	Device
0	USB0
1	RESERVED
2	USB2
3	USB3
4	BLUETOOTH
5	RESERVED
6	WLAN
7	RESERVED
8	RESERVED
9	RESERVED
10	Card Reader
11	CAMERA

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Fd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-PCI/PCIE/DMI/USB/GND(2/4)**  
Size: Document Number  
Customer: **DJ2 Montevina UMA**  
Date: Wednesday, June 02, 2010 Sheet 21 of 88


# SSID = ICH






-1\_0527



-1\_0517



-1\_0511




<Core Design>

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-GPIO/PM/CL(3/4)**  
 Size: Custom  
 Document Number: **DJ2 Montevina UMA**  
 Date: Wednesday, June 02, 2010  
 Sheet: 22 of 88  
 Rev: **X00**



**SSID = AUDIO**



<Core Design>

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


File: **Audio Codec ALC269Q**

Size: Custom Document Number: **DJ2 Montevina UMA** Flow: X00


Date: Wednesday, June 02, 2010 Sheet 30 of 95





**SSID = SDIO**






<Core Design>


 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Size	Document Number	Rev
Custom	<b>DJ2 Montevina UMA</b>	<b>X00</b>
Date:	Wednesday, June 02, 2010	Sheet 32 of 88





Pin6 is the AVDDL LDO output, 1uF+0.1uF (C3547 and C3518) close to Pin6; C3522, C3521 close to Pin31, Pin34 respectively.  
Pin9 is the AVDDH LDO output, 1uF+0.1uF (C3548 and C3519) close to Pin9; C3520 close to Pin22.  
Pin37 is the DVDDL LDO output, 1uF+0.1uF (C3549 and C3523) close to Pin37; C3524 close to Pin24.



If overclocking, de-pop R3514






If use LDO mode, pop R3516









CAP close to VCC-GND pin pair

SSID = KBC



Layout note:  
 1. Connect KBC\_AGN and GND at one point  
 2. R3725 close to Pin 103 (AGND)




<Core Design>

**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsin 221, Taiwan, R.O.C.

Title: **KBC Nuvoton NPCE781BA0DX**  
 Size: Custom  
 Document Number: **DJ2 Montevina UMA**  
 Date: Wednesday, June 02, 2010 Sheet 37 of 88

# SSID = Thermal




<Core Design>

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **Thermal/Fan Controller EMC2102**

Size	Document Number	Rev
Custom	<b>DJ2 Montevina UMA</b>	<b>X00</b>
Date:	Wednesday, June 02, 2010	Sheet 39 of 88


# SSID = Reset.Suspend




<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Power On Logic</b>		
Size A3	Document Number <b>DJ2 Montevina UMA</b>	Rev <b>X00</b>
Date: Wednesday, June 02, 2010	Sheet 41	of 88

**SSID = Reset . Suspend**



**Run Power**



<Core Design>


**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Plane Enable**

Size: A3	Document Number: <b>DJ2 Montevina UMA</b>	Rev: <b>X00</b>
Date: Wednesday, June 02, 2010		Sheet 42 of 88


**SSID = PWR.Support**

# DCin CONN



When PQ4301 is stuffed, the PR4306 need change to 2.2K 1% resistor

This cap should be used only as last resort for EMI suppression.




<Core Design>

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **DCIN Jack**

Size: A3	Document Number: <b>DJ2 Montevina UMA</b>	Rev: <b>X00</b>
Date: Wednesday, June 02, 2010	Sheet: 43 of 88	

# Batt Connector



EC404,EC405,EC406 Close BATT1 Connector




<Core Design>



Title <b>BATT CONN</b>		
Size A3	Document Number <b>DJ2 Montevina UMA</b>	Rev <b>X00</b>
Date: Wednesday, June 02, 2010	Sheet 44 of 88	

# SSID = Charger



This Resistor must be 1% tolerance.


**Core Design**

**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER BQ24745**

Size	Document Number	Rev
Custom	<b>DJ2 Montevina UMA</b>	<b>X00</b>

Date: Wednesday, June 02, 2010 Sheet 45 of 88



Design Current = 7.6A  
11.95A <math>OCP</math> 14.12A

Design Current = 7A  
11A <math>OCP</math> 13A

I/P cap: 10u 25V K1206 X5R/ 78.10622.52L  
 Inductor: 2.2uH PCMC063T-2R2M Cynotec 18mohm/20mohm Isat =14Arms 68.2R210.20B  
 O/P cap: 220u 6.3V PSLV0227M(25) 25mohm 2.236Arms NEC\_TOKIN/77.C2271.00L  
 O/P cap: 100u 6.3V TEP5LE20107M(45)R 45mohm 1.374Arms NEC\_TOKIN/77.C1071.081  
 H/S: FDS8884 SO-8/ 23mohm/30mohm@4.5Vgs/ 84.08884.037  
 L/S: FDS6690AS SO-8/ 12mohm/15mohm@4.5Vgs/ 84.06690.E37

I/P cap: 10u 25V K1206 X5R/ 78.10622.52L  
 Inductor: 2.2uH PCMC063T-2R2M Cynotec 18mohm/20mohm Isat =14Arms 68.2R210.20B  
 O/P cap: 220u 6.3V TLP5LV0227M(15)12R 15mohm 2.887Arms NEC\_TOKIN/77.C2271.31L  
 H/S: FDS8884 SO-8/ 23mohm/30mohm@4.5Vgs/ 84.08884.037  
 L/S: FDS6690AS SO-8/ 12mohm/15mohm@4.5Vgs/ 84.06690.E37

TPS51125		
TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz


TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz

EN0	Operating Mode	Open	820k to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit	

RT8205B		
TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz



# SSID = CPU.Regulator



Thermal Design Current = 34A  
 Peak Current = 47A  
 OCP > 57.8A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 0.36UH ETQP4LR36WFC Irat =24Arms PANASONIC 1.1mohm/ 68.R3610.20A  
 O/P cap: 330U 2V EEF5X0D331XE 6mOhm 3.0Arms Panasonic/79.33719.20L  
 H/S: SI7686DP/ POWERPAK-8/ 11mOhm/14mOhm @4.5Vgs/ 84.07686.037  
 L/S: S1R460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037  
 NTC:TH11-3H103FT Mitsubishi 10Kohm /B-value 3370K / 69.60026.001  
 Freq=300KHz@PER PHASE

	GND	VREF	3.3V	V5FILT
TRIPSEL	15mV	20mV	25mV	30mV
OSRSEL	Minimum	Medium	Maximum	OFF
TONSEL	200KHz	300KHz	400KHz	500KHz
OVFSEL	ENABLE	DISABLE	N/A	N/A

Core Design


**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

**CPU VCORE POWER**

Size: Document Number: Rev: X00  
 Custom: D.J2 Montevina UMA  
 Date: Wednesday, June 02, 2010 Sheet 47 of 88

**SSID = PWR.Plane.Regulator\_1p05v**

# TPS51218 for +1.05V\_VCCP



**Frequency setting**  
 470K -->290KHz  
 200K -->340KHz  
 100K -->380KHz  
 39K -->430KHz

$$V_{out} = 0.704V * (R1 + R2) / R2$$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 1uH FDUE1040D-1R0M=P3 TOKO DCR:2.35mohm Isat =17.9Arms 68.1R01B.10A  
 O/P cap: 220U 2V EEFCD0D221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20L  
 H/S: SI7686DP-T1-E3/11mohm/ 14mOhm@4.5Vgs/ 84.07686.037  
 L/S: SIR460DP-T1-GE3-GP/4.5mOhm/6.1mohm@4.5Vgs/ 84.00460.037

<Core Design>


**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51218 +1.05V VCCP**

Size	Document Number	Rev
Custom	<b>DJ2 Montevina UMA</b>	<b>X00</b>

Date: Wednesday, June 02, 2010 Sheet 49 of 88

**SSID = PWR.Plane.Regulator\_1p5v0p75v**



Design Current = 0.7A

Design Current = 9.82A  
15.43A < OCP < 18.24A

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On (Hi-Z)
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 1.5UH FDVE1040-1R5M=P3 DCR:4.6mohm Isat =13.7Arms TOKO/ 68.1R51A.10G  
 O/P cap: 330U 2.5V EEFX0331QR 15mOhm 2.7Arms PANASONIC/ 79.3371V.20L  
 H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037  
 L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037  
 Switching freq-->400KHz

**Core Design**

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS5116 +1.5V SUS**

Size	Document Number	Rev
Custom	<b>DJ2 Montevina UMA</b>	<b>X00</b>

Date: Wednesday, June 02, 2010 Sheet 50 of 88


SSID = VIDEO

SSID = Inverter




-1\_0526  
SWAP for Layout


INVERTER POWER



LVDS CONNECTOR



-1\_0512




FOR EMI



-1\_0520

SSID = VIDEO



LCD POWER



-1\_0525



For EMI request






Title <b>LCD/Inverter Connector</b>		
Size A3	Document Number <b>DJ2 Montevina UMA</b>	Rev <b>X00</b>
Date: Wednesday, June 02, 2010 Sheet 54 of 88		



**SSID = VIDEO**

**Layout Note:**

- \*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- \* RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.





**-1\_0511**




**-1\_0511 for safety option**

**Hsync & Vsync level shift**





SSID = VIDEO

# HDMI Level Shifter & CONNECTOR



Change from 5.1K to 4.7K.

1st Parade 71.P8101.003  
 2nd NXP 71.03360.A0K  
 3rd Pericom 71.03411.D03



<Core Design>


**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI Level Shift/ Connector**

Size: A3 Document Number: **DJ2 Montevina UMA** Rev: **X00**

Date: Wednesday, June 02, 2010 Sheet 57 of 88

**SSID = User.Interface**




-1\_0529



**SSID = Thermal**

**Fan Connector**



<Core Design>


**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ITP/Fan Connector**


Size: A3	Document Number: <b>DJ2 Montevina UMA</b>	Rev: <b>X00</b>
Date: Wednesday, June 02, 2010	Sheet: 58 of 88	

**SSID = SATA**

# SATA HDD Connector



# ODD Connector



<Core Design>

**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDD/ODD**



Size: A3	Document Number: <b>DJ2 Montevina UMA</b>	Rev: <b>X00</b>
Date: Wednesday, June 02, 2010	Sheet: 59	of: 88



**SSID = AUDIO**

## Speaker Connector

## LINE1 OUT




**AUD\_HP1\_JD#  
Normal Open**


Plase these parts near codec

## MIC IN

## Internal Microphone



**EXT\_MIC\_JD#  
Normal Open**



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio Jack**

Size A3	Document Number <b>DJ2 Montevina UMA</b>	Rev <b>X00</b>
Date: Wednesday, June 02, 2010		Sheet 60 of 95



2009-10-1 Change MDI1+ (XF601.16) to MDI1+ (XF601.15)  
 Change MDI1- (XF601.15) to MDI1- (XF601.16)  
 Change MDI0+ (XF601.10) to MDI0+ (XF601.9)  
 Change MDI0- (XF601.9) to MDI0- (XF601.10)  
 Change RJ45-3 (XF601.1) to RJ45-3 (XF601.2)  
 Change RJ45-6 (XF601.2) to RJ45-6 (XF601.1)  
 Change RJ45-1 (XF601.7) to RJ45-1 (XF601.8)  
 Change RJ45-2 (XF601.8) to RJ45-2 (XF601.7)

-1\_0601  
Remove for EMI

**10/100M Lan Transformer**

**RJ45 Connector**

0603 size




22.10177.D11


1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

68.HD081.30B

LAN differential signals use 100 Ohm impedance



68.HD081.30B



10/100 LAN surge circuit

<Core Design>


**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **XFORM/RJ45**

Size A3	Document Number <b>DJ2 Montevina UMA</b>	Rev <b>X00</b>
Date: Wednesday, June 02, 2010		Sheet 61 of 88


**SSID = Flash.ROM**

### SPI FLASH ROM (16M bits) for KBC



**SSID = RBATT**

### RTC Connector





<Core Design>

**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Flash/RTC**

Size: A3	Document Number: <b>DJ2 Montevina UMA</b>	Rev: <b>X00</b>
Date: Wednesday, June 02, 2010	Sheet: 62 of 88	




**SSID = USB**



**-1\_0526  
SWAP for Layout**





**-1\_0526  
remove D6302 6303 for EMI**



**-1\_0516**

# Mini Card Connector(802.11a/b/g)

**SSID = Wireless**



<Core Design>




Title		
<b>MINICARD</b>		
Size	Document Number	Rev
A3	DJ2 Montevina UMA	X00
Date: Wednesday, June 02, 2010	Sheet 64 of 88	


SSID = User.Interface

Power LED

-1\_0525




-1\_0526 for EMI



83.01221.R70

-1\_0526 for EMI close to LED

Power BTN Connector



-1\_0510


-1\_0602

-1\_0519

2ND: 20.K0464.004

Battery LED

-1\_0525




83.00326.G70

-1\_0526 for EMI close to LED

-1\_0526 for EMI close to LED

-1\_0525

HDD LED



83.01221.R70

-1\_0526 for EMI close to LED

<Core Design>


**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LED**


Size: A3	Document Number: <b>DJ2 Montevina UMA</b>	Rev: <b>X00</b>
Date: Wednesday, June 02, 2010	Sheet: 66 of 88	

**SSID = KBC**

**Internal KeyBoard Connector**




Main 20.K0421.030  
20.K0259.030



**SSID = Touch.Pad**

**TouchPad Connector**



-1\_0519


<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Key Board/Touch Pad**

Size A3	Document Number <b>DJ2 Montevina UMA</b>	Rev <b>X00</b>
Date: Wednesday, June 02, 2010		Sheet 68 of 88





-1\_0511



-1\_0516

<Core Design>





Title		
<b>Hall Sensor</b>		
Size	Document Number	Rev
A3	<b>DJ2 Montevina UMA</b>	X00
Date: Wednesday, June 02, 2010	Sheet 69	of 88

**SSID = SDIO**




# SD/MMC/MS Card Reader

**XD\_WE/SD\_CD**  
 No Card : LO  
 Inser Card : HI

**SD\_WP#**  
 No Card : LO  
 Inser Card : HI



- TP7101 1 +3.3V\_RUN\_CARD
- TP7103 1 SD\_WP#
- TP7104 1 XD\_RE#/MS\_INS#
- TP7105 1 XD\_CE#/SD\_D1
- TP7106 1 XD\_CLE#/SD\_D0/MS\_D7
- TP7107 1 XD\_ALE#/SD\_D7/MS\_D3
- TP7108 1 XD\_WE/SD\_CD
- TP7110 1 XD\_D0/SD\_CLK/MS\_D2\_R
- TP7111 1 XD\_D1/SD\_D5/MS\_D0
- TP7112 1 XD\_D2/SD\_CMD
- TP7114 1 XD\_D4/SD\_D3/MS\_D1
- TP7115 1 XD\_D5/SD\_D2/MS\_D5
- TP7116 1 XD\_D6/MS\_BS





<Core Design>

**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CARD Reader Connector**

Size A3	Document Number <b>DJ2 Montevina UMA</b>	Rev <b>X00</b>
Date: Wednesday, June 02, 2010		Sheet 71 of 88


**SSID = User.Interface**









<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <h3 style="text-align: center;">Bluetooth</h3>	
Size A3	Document Number <b>DJ2 Montevina UMA</b>	Rev <b>X00</b>	
Date: Wednesday, June 02, 2010		Sheet 73	of 88

**SSID = Mechanical**




34.4EM01.001





-1\_0528 for EMI

-1\_0529 for EMI



-1\_0601 for EMI



-1\_0526 for EMI

<Core Design>

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**

Size: A3	Document Number: <b>DJ2 Montevina UMA</b>	Rev: <b>X00</b>
Date: Tuesday, June 01, 2010	Sheet: 79 of 88	