



**(Blanking)**

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**(Reserved)**

Size  
A4

Document Number


**Janus HSW 40/50/70**

Rev  
**A00**

Date: Friday, February 07, 2014

Sheet 3 of 104

# SSID = CPU





## Layout Note:

Impedance control: 50 ohm

[24,42,44,46] H\_PROCHOT# <<<>>

[36] H\_THERMTRIP\_EN <<<<


Layout Note: Close to CPU



## Layout Note:

Design Guideline:  
SM\_RCOMP keep routing length less than 500 mils.

## 71.HASWE.G0U



## Layout Note:

Place close to DIMM

<Core Design>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**CPU (THERMAL/MISC/PM)**


Size A4	Document Number <b>Janus HSW 40/50/70</b>	Rev <b>A00</b>
------------	--	-------------------

Date: Friday, February 07, 2014 Sheet 4 of 104

DDR3L ball type: Non-Interleaved Type




# SSID = CPU



#514405

## 7.4 Reserved or Unused Signals

- The following are the general types of reserved (RSVD) signals and connection guidelines:
- RSVD - these signals should not be connected
  - RSVD\_TP - these signals should be routed to a test point
  - RSVD\_NCTF - these signals are non-critical to function and may be left unconnected




### Layout Note:

1. Referenced "continuous" VSS plane only.
2. Avoid routing next to clock pins or noisy signals.
3. Trace width: 12-15mil
4. Isolation Spacing: 12mil
5. Max length: 500mil

## #514405 PCH strap pin:

Signal Name	Description	Direction / Buffer Type
CFG[19:0]	<p><b>Configuration Signals:</b> The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate Platform Design Guide for pull-down recommendations when a logic low is desired.</p> <ul style="list-style-type: none"> <li>• <b>CFG[2:0]:</b> Reserved configuration lane. A test point may be placed on the board for these lanes.</li> <li>• <b>CFG[3]: MSR Privacy Bit Feature</b> <ul style="list-style-type: none"> <li>- 1 = Debug capability is determined by IA32_Debug_Interface_MSR (C80h) bit[0] setting</li> <li>- 0 = IA32_Debug_Interface_MSR (C80h) bit[0] default setting overridden</li> </ul> </li> <li>• <b>CFG[4]: eDP enable</b> <ul style="list-style-type: none"> <li>- 1 = Disabled</li> <li>- 0 = Enabled</li> </ul> </li> <li>• <b>CFG[19:5]:</b> Reserved configuration lanes. A test point may be placed on the board for these lanes.</li> </ul>	I/O GTL



PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR 1 : DISABLED

DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT 1 : DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT

<Core Design>


**DELL Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (CFG)**

Size A3 Document Number: **Janus HSW 40/50/70** Rev: **A00**

Date: Friday, February 07, 2014 Sheet 6 of 104

**SSID = CPU**



<Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC CORE)**


Size A3 Document Number: **Janus HSW 40/50/70** Rev: **A00**

Date: Friday, February 07, 2014 Sheet 7 of 104

SSID = CPU

[www.vinafix.vn](http://www.vinafix.vn)

DP to VGA Converter



Design Guideline:  
 EDP\_COMP keep routing length max 100 mils.  
 Trace Width:20 mils.


<Core Design>

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DDI/EDP)**

Size: A3	Document Number: <b>Janus HSW 40/50/70</b>	Rev: <b>X02</b>
Date: Friday, February 07, 2014	Sheet: 8	of: 104


# SSID = CPU



### Layout Note:


1. Place close to CPU
2. VCC\_SENSE/ VSS\_SENSE impedance=50 ohm
3. Length match<25mil

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <h2 style="text-align: center;">CPU (VSS)</h2>	
Size A4	Document Number <h2 style="text-align: center;">Janus HSW 40/50/70</h2>	Rev A00	
Date: Friday, February 07, 2014		Sheet 9 of 104	




**SSID = CPU**




**Layout Note:**  
As close to CPU as possible

**Layout Note:**  
Direct tie to CPU VccIn/Vss balls


<Core Design>

 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
<b>CPU (Power CAP1)</b>		
Size	Document Number	Rev
A3	<b>Janus HSW 40/50/70</b>	<b>A00</b>
Date: Friday, February 07, 2014	Sheet 10	of 104


1.838A




41mA




42mA




57mA




62mA




185mA




31mA




658mA



1.632A



1mA




<Core Design>



Title			<b>CPU (Power CAP2)</b>		
Size	Document Number				Rev
A3	<b>Janus HSW 40/50/70</b>				<b>A00</b>
Date:	Friday, February 07, 2014	Sheet	11	of	104

**SSID = MEMORY**



**Layout Note:**  
Place these caps close to VREF\_CA

**Layout Note:**  
Place these caps close to VREF\_DQ

**Layout Note:**  
Place these caps close to VTT1 and VTT2.



**Layout Note:**  
All VREF traces should have width=20mil; spacing=20 mil

close to dimm



**Note:**  
SA0 DIM0 = 0, SA1 DIM0 = 0  
SO-DIMMA SPD Address is 0xA0  
SO-DIMMA TS Address is 0x30


**Layout Note:**  
Place these Caps near SO-DIMMA.



**Q1201 must use Vth=1V.**

(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)DDR3-SODIMM2</b>		
Size A3	Document Number <b>Janus HSW 40/50/70</b>	Rev <b>A00</b>
Date: Friday, February 07, 2014	Sheet 13	of 104

5

4

3

2

1

D

D

C

C

B

B

A

A

**(Blanking)**

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)\_SODIMM\_SODIMM4**

Size A4	Document Number <b>Janus HSW 40/50/70</b>	Rev <b>A00</b>
------------	--	-------------------


Date: Friday, February 07, 2014 Sheet 14 of 104

**SSID = CPU**

**PCH strap pin:**

Port B Detected	
<b>DDPB_CTRLDATA</b>	Low = Disable Port B (default) * High = Enable Port B
<b>DDPC_CTRLDATA</b>	* Low = Disable Port C (default) High = Enable Port C


The internal pull-down is disabled after PLTRST# deasserts



<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
<b>Title</b> <b>PCH ( EDP/GPIO/DDI )</b>			
<b>Size</b> A3	<b>Document Number</b> <b>Janus HSW 40/50/70</b>	<b>Rev</b> <b>X02</b>	
<b>Date:</b> Friday, February 07, 2014	<b>Sheet</b> 15	<b>of</b> 104	

# SSID = PCH



## USB 2.0 Table

Pair	Device
0	USB3.0 port1
1	USB2.0 Port2 (Debug Port)
2	USB2.0 Port3 (IOBD)
3	X
4	CAMERA
5	WLAN
6	Touch Panel
7	Card Reader

### Layout Note:

1. USB\_COMP using 50 ohm single-ended impedance
2. Isolation Spacing :15mil
3. Total trace length<500mil

### Layout Note:

1. PCIE\_RCOMP/ PCIE\_IREF trace width=12-15mil
2. Isolation Spacing: 12mil
3. Total trace length<500mil

## PCIE Table

Port	Device	Share BUS
1	N/A	USB3.0_3
2	N/A	USB3.0_4
3	WLAN	
4	LAN	
5 (L0-L3)	GPU	
6 (L3)	HDD	SATA0
6 (L2)	ODD	SATA1
6 (L0-L1)	N/A	

#515621


Table 1-3. Broadwell U PCH-LP SKUs—Flexible I/O Map

SKU	High Speed I/O Ports													
	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7	Port 8	Port 9	Port 10	Port 11	Port 12	Port 13	Port 14
Premium	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5 Lane 0 SSD	PCIe* Port 5 Lane 1 SSD	PCIe* Port 5 Lane 2	PCIe* Port 5 Lane 3	SATA 6Gb/s Port 3	SATA 6Gb/s Port 2	SATA 6Gb/s Port 1	SATA 6Gb/s Port 0
			PCIe* Port 1 SSD	PCIe* Port 2 SSD			GPU	GPU	GPU	GPU	PCIe* Port 6 Lane 0 SSD	PCIe* Port 6 Lane 1 SSD	PCIe* Port 6 Lane 2	PCIe* Port 6 Lane 3
Base	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5 Lane 0 SSD	PCIe* Port 5 Lane 1 SSD	PCIe* Port 5 Lane 2	PCIe* Port 5 Lane 3	PCIe* Port 6 Lane 0 SSD	PCIe* Port 6 Lane 1 SSD	SATA 6Gb/s Port 1	SATA 6Gb/s Port 0
			PCIe* Port 1 SSD	PCIe* Port 2 SSD			GPU	GPU	GPU	GPU	PCIe* Port 6 Lane 0 SSD	PCIe* Port 6 Lane 1 SSD		

<Core Design>












# SSID = PCH



## PCH strap pin:

On Die DSW VR Enable	
DSWVRMEN	Low = Disable High = Enable (default)

This signal has no integrated pull-up/pull-down.



84.2N702.A3F  
2nd = 84.2N702.E3F  
3rd = 75.00601.07C  
4th = 84.DMN66.03F

<Core Design>








**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PM)**

Size: A3	Document Number: <b>Janus HSW 40/50/70</b>	Rev: <b>A00</b>
Date: Friday, February 07, 2014	Sheet: 17	of: 104




**SSID = PCH**




# SSID = CPU

## PCH strap pin:


Integrated SUS 1V VRM Enable	
INTVRMEN	Low = External VRs High = Internal VRs*



[24] RTCRST\_ON >>>








Layout: Place at the open door area.



## PCH strap pin:

Flash Descriptor Security Override/ Intel ME Debug Mode	
HDA_SDOUT	Low = Default * High = Enable


The internal pull-down is disabled after PLTRST# deasserts



HDD1  
ODD

**Layout Note:**  
4mil trace at break-out and 3 12-15mil trace with <0.2 ohms and length total <= 500mils.

Unused SATA[3:0]GP pins must be terminated to either 3.3V rail or GND using 8.2K to 10K on the motherboard. Either pull-up or pull-down is acceptable.






<Core Design>

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (RTC/SATA/HDA/JTAG)**

Size A3	Document Number	Rev A00
Date: Friday, February 07, 2014		Sheet 19 of 104

# SSID = CPU



**Layout Note:**

1. Referenced "continuous" VSS plane only.
2. Avoid routing next to clock pins or noisy signals.
3. Trace width: 12-15mil
4. Isolation Spacing: 12mil
5. Max length: 500mil

**BIOS strap pin:**


BIOS VRAM Size Strap pin	BOARD_ID1
1G	0
2G	1

**BIOS strap pin:**

BIOS UMA/DIS Strap pin	BOARD_ID2
UMA	0
DIS	1

**BIOS strap pin:**

BIOS UMA/DIS Strap pin	BOARD_ID3
N15V-GM-S(DVC40/50)	0
N15S-GT (DVC70)	1



**PCH strap pin:**

NO REBOOT	
HDA_SPKR	★ Low = Enable (Default) High = Disable

The internal pull-down is disabled after PLTRST# deasserts

**PCH strap pin:**

Top-Block Swap Override mode	
SDIO_D0 / GPIO66	★ High = Enable "Top-Block swap" mode ★ Low = Disable "Top-Block swap" mode (Default)

The internal pull-down is disabled after PLTRST# deasserts

**Need SW double confirm if that's needed Top-Block swap**

**PCH strap pin:**

TLS Confidentiality	
GPIO15	★ Low = Disable Intel ME Crypto TLS (Default) High = Enable Intel ME Crypto TLS

The internal pull-down is disabled after RSMRST# deasserts.

**PCH strap pin:**


Boot BIOS Strap Bit BBS	
Boot BIOS Destination	★ Low = SPI (Default) High = LPC

The internal pull-down is disabled after PLTRST# deasserts


**Need double confirm, GPIO table set to GPI if that's needed PH or PL**





**SSID = PCH**



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <h3 style="text-align: center;">CPU (RSVD)</h3>	
Size A4	Document Number	<h2 style="margin: 0;">Janus HSW 40/50/70</h2>	
Date: Friday, February 07, 2014	Sheet 22 of 104	Rev	<h2 style="margin: 0;">A00</h2>

SSID = PCH




<Core Design>

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.





Title: **CPU(VSS)**

Size: A3	Document Number: <b>Janus HSW 40/50/70</b>	Rev: <b>A00</b>
Date: Friday, February 07, 2014	Sheet: 23	of 104

SSID = KBC



PCB VERSION & D/P/N/S	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
X00	100.0K	10.0K	3.3V
X01	100.0K	20.0K	2.75V
X02	100.0K	33.0K	2.48V
X03	100.0K	47.0K	2.24V
AWM	100.0K	64.9K	2.9V
Reserved	100.0K	75.0	1.87V
Reserved	100.0K	100.0K	1.24V
Reserved	100.0K	143.0K	1.558V
Reserved	100.0K	174.0K	1.284V
Reserved	100.0K	215.0K	1.048V










SSID = AUDIO



**(Blanking)**

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***

Size  
A4

Document Number

***Janus HSW 40/50/70***

Rev  
***A00***



Date: Friday, February 07, 2014

Sheet 28 of




104






# LAN CHIP (10/100/1000M & 10/100M co-lay)



RTL811100B-CG	RTL8111G-CGT	RTL8106E0B-CG	RTL8106E-CG
71.08111.003	71.08111.003	71.08106.003	071.08106.0003
SWR mode	LDO mode	SWR mode	LDO mode
10/100/1000M	10/100/1000M	10/100M	10/100M



3d3v\_LAN\_S5 rise time must be controlled between 0.5 ms and 100 ms.







	1.0V Source	R3001	C3002	C3023	C3024	C3007	L3001	C3012	C3019	C3009	C3010	C3003
RTL8111G-CGT (71.08111.U03)	LDO	O	O	O	O	O	X	X	X	X	X	X
RTL8111GUS-CG (71.08111.U03) / RTL8106EUS-CG (71.08106.003)	SWR	X	X	O	O	O	O	O	O	O	O	X
RTL8106E-CG (071.08106.0003)	LDO	X	X	X	X	X	X	X	X	X	X	O


**SSID = LOM**

# LAN Transformer (10/100/1000M & 10/100M co-lay)

Layout note:  
30 mil spacing between MDI differential pairs.



Layout:  
Place near RJ45



<Core Design>



Title			<b>XFOM&amp;RJ45</b>		
Size	Document Number				Rev
A3	<b>Janus HSW 40/50/70</b>				<b>A00</b>
Date:	Monday, February 10, 2014	Sheet	31	of	104

**(Blanking)**

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***(Reserved)Card Reader***

Size  
A4

Document Number

***Janus HSW 40/50/70***

Rev  
***A00***

Date: Friday, February 07, 2014

Sheet 32 of 104

**(Blanking)**

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**(Reserved)**

Size  
A4

Document Number

**Janus HSW 40/50/70**

Rev  
**A00**









Date: Friday, February 07, 2014

Sheet 33 of

104



**SSID = USB**








<Core Design>

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **USB 3.0**

Size	Document Number	Rev
Custom	<b>Janus HSW 40/50/70</b>	<b>A00</b>


Date: Monday, February 10, 2014 Sheet 34 of 104



Layout Note: Close CON1



USB2.0 Port3 (IO Board)




<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title: <b>USB Power SW</b>	
Size	Document Number	Rev	
<b>Janus HSW 40/50/70</b>		<b>A00</b>	
Date: Friday, February 07, 2014	Sheet	35	of 104

**SSID = Reset.Suspend**

### Power Good

### ROSA Run Power




#### 5V\_S0

5V\_S0 Consumption  
Peak current 5A

#### 3D3V\_S0

3D3V\_S0 Consumption  
Peak current 2.5A

074.05016.0093



Check R3603 is 1k or 2k.

<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Plane Enable**


Size A3	Document Number: <b>Janus HSW 40/50/70</b>	Rev: <b>A00</b>
Date: Monday, February 10, 2014	Sheet 36 of 104	

**SSID = Reset.Suspend**

**SA\_DIMM\_VREFDQ**


**SODIMM1**

M\_VREF\_CA\_DIMMA



**Layout Note:**

Place Close SO-DIMM1




<Core Design>




**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>S3 Reduction Circuit</b>		
Size	Document Number	Rev			
A3	<b>Janus HSW 40/50/70</b>	<b>A00</b>			
Date:	Friday, February 07, 2014	Sheet	37	of	104



**Obs reason:  
For new project,  
pls help to use cost down version  
SY6288C10CAC for instead.**

<Core Design>

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
			Title <b>DSW</b>
Size A4	Document Number <b>Janus HSW 40/50/70</b>	Rev <b>A00</b>	
Date: Friday, February 07, 2014		Sheet 38 of	104

**(Blanking)**

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**(Reserved) 1D05\_M**

Size A4	Document Number <b>Janus HSW 40/50/70</b>	Rev <b>A00</b>
------------	--	-------------------

Date: Friday, February 07, 2014 Sheet 39 of 104

**(Blanking)**

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***

Size  
A4

Document Number

***Janus HSW 40/50/70***

Rev  
***A00***

Date: Friday, February 07, 2014

Sheet 40 of 104

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number

**Janus HSW 40/50/70**

Rev

**A00**


Date: Friday, February 07, 2014

Sheet 41 of 104






# SSID = PWR.Support



PBAT_PRES1#	1	AFTP3902
PBAT_SMBDAT1	1	AFTP3903
PBAT_SMBCLK1	1	AFTP3904
BT+	1	AFTP3905
BT+	1	AFTP3907
BT+	1	AFTP3908


Placement: Close to Batt Connector



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <h2 style="text-align: center;">BATT CONN</h2>	
Size A4	Document Number <h3 style="text-align: center;">Janus HSW 40/50/70</h3>	Rev A00	
Date: Friday, February 07, 2014		Sheet 43 of 104	

**SSID = Charger**



CHECK EE

EE need check pull high

EE need pull high and net name

Customer Request

Close PR4416


BATTERY MON

CHECK EE follow customer circuits.

EC code only BQ24707

H_PROCHOT#	AD_IA_HW	AD_IA_HW2
45W	0	0
65W	1	0
90W	0	1

**SSID = PWR.Plane.Regulator\_5v3p3v**



Design Current=3.3A  
5.17A<OCP>6.11A

Design Current=8.65A  
12.98A<OCP>15.34A


TPS51225 & TPS51285 Co-Lay

	TPS51225	TPS51285
PR4510	45.3KK	9.09K
PR4511	110K	22.1K

I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: CHIP IND 3.3UH PCMC063T-3R3M Cyntec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A  
 O/P cap:CHIP CAP POL 220U 6.3V M 6.3\*4.5 /Matsuki/ 17mOhm / 77.52271.09L  
 H/S:SIS412 / 24mOhm/30mOhm4.5Vgs / 84.00412.037  
 L/S:SIS780 / 14.5mOhm/17.5mOhm4.5Vgs / 84.00780.037

I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: CHIP CHOKE 2.2U PCMC063T-2R2M 18mohm/20mohm Isat =14Arms 68.2R210.20B  
 O/P cap:CHIP CAP POL 220U 6.3V M 6.3\*4.5 /Matsuki/ 17mOhm / 77.52271.09L  
 H/S:SIS412 / 24mOhm/30mOhm4.5Vgs / 84.00412.037  
 L/S:SIS780 / 14.5mOhm/17.5mOhm4.5Vgs / 84.00780.037

# SSID = CPU.Regulator



	PR4603	PR4614
15W	1.27K 64.12715.6DL	90.9K 64.90925.6DL
28W	1.58K 64.15815.6DL	113K 64.11335.6DL


<Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL95813\_CPUCORE(1/2)**

Size: A3 Document Number: **Janus HSW 40/50/70** Rev: **A00**


Date: Friday, February 07, 2014 Sheet 46 of 104



**Shark Bay ULT 15W CPU**  
**IccMAX=32A**  
**TDC=10A**  
**35.2A<OCP<41.6A**  
**Frequency=750KHZ**  
**LL=-2.0 mV/A**

	PR4705 (Cyntec)	OCP
15W	357 ohm (64.35705.6DL)	38A
28W	412 ohm (64.41205.6DL)	48A
	PR4705 (Maglayers)	
15W	383 ohm (64.38305.6DL)	38A
28W	464 ohm (64.46405.6DL)	48A

Change PC4723 to 10U from 22U based on PI Simulation.



<Core Design>


**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL95813\_CPUCORE(2/2)**

Size: A3 Document Number: **Janus HSX 40/50/70** Rev: **A00**

Date: Friday, February 07, 2014 Sheet 47 of 104

SSID = PWR.Plane.Regulator\_1p05v



I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: CHIP CHOKE 2.2U PCMC063T-2R2MN 18~20mohm Isat =14Arms 68.2R210.20B  
 O/P cap: CHIP CAP POL 330U 2.5V M 6.3\*4.5 2.3Arms Matsuti/77.53371.18L  
 H/S:SIS412DN-T1-GE3 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037  
 L/S:SIS780DN-T1-GE3 / 14.5mOhm/17.5mOhm@4.5Vgs / 84.00780.037

$$V_{out} = 0.704V * (R1 + R2) / R2$$


<Core Design>

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8237\_1D05V**

Size: A3	Document Number: <b>Janus HSW 40/50/70</b>	Rev: <b>A00</b>
Date: Friday, February 07, 2014	Sheet 48 of 104	

**SSID = PWR.Plane.Regulator lp35v0p675v**




State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: CHIP IND 0.1UH M PCM063T-R10MN 1.5-1.7mohm Isat =60Arms 68.R1010.10T  
 O/P cap: CHIP CAP POL 330U 2.5V M 6.3\*4.5 2.3Arms Matsuti/77.53371.18L  
 MOS: FET MOS FDM53664S NC POWER56 / 84.03664.037 / Q1: 8.5-11mohm @Vgs=4.5V Q2: 2.6-3.2mohm @Vgs=4.5V



**(Blanking)**

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Janus HSW 40/50/70</b>	<b>A00</b>
Date: Friday, February 07, 2014	Sheet 50	of 104





(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title		
<b>(Reserved)</b>		
Size	Document Number	Rev
A3	<b>Janus HSW 40/50/70</b>	<b>A00</b>
Date: Friday, February 07, 2014		Sheet 53 of 104

(Blanking)




<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>HDMI Level Shifter/Connector</b>		
Size	Document Number	Rev
A3	<b>Janus HSW 40/50/70</b>	<b>X02</b>
Date:	Friday, February 07, 2014	Sheet 54 of 104






# CRT Board Connector



## CRT RGB CRT H/VSNC CRT SMBUS




**Layout note:**  
 All cap need close to chip




<Core Design>



# SATA HDD Connector



# ODD Connector



# SATA Zero Power ODD




<Core Design>



**SSID = ESATA**

**(Blanking)**


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		<b>ESATA</b>
Size A3	Document Number <b>Janus HSW 40/50/70</b>	Rev <b>A00</b>
Date: Friday, February 07, 2014	Sheet 57	of 104




**SSID = Wireless**

# Mini Card Connector(802.11a/b/g)




<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <h2>Mini Card (WLAN)</h2>	
Size A4	Document Number <b>Janus HSW 40/50/70</b>	Rev <b>A00</b>	
Date: Friday, February 07, 2014	Sheet 58	of	104

**(Blanking)**

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b><i>Reserved</i></b>		
Size A4	Document Number <b><i>Janus HSW 40/50/70</i></b>	Rev <b><i>A00</i></b>
Date: Friday, February 07, 2014		Sheet 59 of 104

5

4

3

2

1

D

D

C

C

B

B

A

A

**(Blanking)**

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)**


Size A4	Document Number <b>Janus HSW 40/50/70</b>	Rev <b>A00</b>
------------	--	-------------------

Date: Friday, February 07, 2014 Sheet 60 of 104


SSID = User.Interface

# Power button

## Battery LED1 (AMBER\_LED) Low actived from KBC GPIO



## Battery LED2 (WHITE\_LED) Low actived from KBC GPIO




<Core Design>





**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>LED Bard/Power Button</b>		
Size	Document Number	Rev
A4	<b>Janus HSW 40/50/70</b>	<b>A00</b>
Date:	Friday, February 07, 2014	Sheet 61 of 104






**USB2.0 Port3  
Card Reader  
LED**




The maximum range of the PMOS output current in RTS5170 (Card Reader IC) is 400mA




<Core Design>

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>IO Board Connector</b>			
Size A4	Document Number <b>Janus HSW 40/50/70</b>		Rev <b>A00</b>
Date: Friday, February 07, 2014		Sheet 63 of 104	


# SSID = User.Interface



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <h3>Hall Sensor</h3>	
Size A4	Document Number <h3>Janus HSW 40/50/70</h3>	Rev <b>A00</b>	
Date: Friday, February 07, 2014		Sheet 64 of 104	

# SSID = DEBUG PORT



20.D0075.110: Dummy Pad with solder mask is ZZ.00PAD.Y41  
DB1 Optional: New one smaller LPC connector is 20.F1180.010.

<Core Design>



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Dubug connector**

Size  
A4

Document Number

**Janus HSW 40/50/70**

Rev

**A00**

Date: Friday, February 07, 2014

Sheet 65 of 104



**(Blanking)**

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***

Size  
A4

Document Number

***Janus HSW 40/50/70***


Rev  
***A00***

Date: Friday, February 07, 2014

Sheet 66 of 104

(Blanking)


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Janus HSW 40/50/70</b>	<b>A00</b>
Date: Friday, February 07, 2014	Sheet 67	of 104


(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>RESERVED</b>		
Size	Document Number	Rev
A3	<b>Janus HSW 40/50/70</b>	<b>A00</b>
Date: Friday, February 07, 2014	Sheet 68	of 104




<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>USB3.0 PORT</b>		
Size	Document Number	Rev
A3	<b>Janus HSW 40/50/70</b>	<b>A00</b>
Date: Friday, February 07, 2014	Sheet 69	of 104


(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Janus HSW 40/50/70</b>	Rev <b>A00</b>
Date: Friday, February 07, 2014	Sheet 70	of 104


(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Janus HSW 40/50/70</b>	Rev <b>A00</b>
Date: Friday, February 07, 2014	Sheet 71	of 104

(Blanking)


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Janus HSW 40/50/70</b>	Rev <b>A00</b>
Date: Friday, February 07, 2014	Sheet 72	of 104








### LVDS Interface



### HDMI Interface









Table 3-32. GB2B-64 and GB4B-128 PLLVDD Filtering


GPU Package	PLL Rail	Capacitor Type	Footprint	Population	Location
GB2B-64 and GB4B-128	PLLVDD	0.1 μF X7R	0402	1	Under GPU
		22 μF X5R	0805	1	Near GPU
		Bead Type			
		30 Ω (ESR=0.05)	0402	1	Near GPU

Table 3-33. SP\_PLLVDD and VID\_PLLVDD Power Rail Combined


GPU Package	PLL Rails	Capacitor Type	Footprint	Population	Location
GB2B-64	SP_PLLVDD + VID_PLLVDD	0.1 μF X7R	0402	1 per ball	Under GPU
GB4B-128		4.7 μF X5R	0603	1	Near GPU
GB3-256		22 μF X5R	0805	1	Near GPU
		Bead Type			
		180 Ω (ESR=0.2)	0603	1	Near GPU



Under GPU




Near GPU



VGA\_CORE

GPU1E 5 OF 14




N14M-GE-S-A2-GP

71.0N14M.B0U

OPS

GPU1F 6 OF 14




N14M-GE-S-A2-GP

71.0N14M.B0U

OPS

G10,G12:  
If GC62.0 is implemented, connect to a 3V3 rail that will be in GC6.  
If GC62.0 is NOT implemented, connect to the same rail as VDD33.

GPU1C 3 OF 14



N14M-GE-S-A2-GP

71.0N14M.B0U

OPS



3V3\_AON\_S0

G10

G12

G8

G9



3.3V +/- 5%  
85mA

3D3V\_VGA\_S0



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **GPU\_DPPWR/GND(5/5)**

Size: Document Number  
Customer: **Janus HSW 40/50/70** Rev: **A00**


Date: Friday, February 07, 2014 Sheet: 77 of 104



Place close VRAM1 VDD ball




Place close VRAM2 VDD ball




Place close VRAM1VDDQ ball

Change to 10U 0603 for height limit issue.




Place close VRAM1VDDQ ball


Change to 10U 0603 for height limit issue.



**Frame Buffer Partition A-Lower Half**



**FBCLK Termination place on VRAM side**



Layout Note: Place in the end.

**FBVREF Termination**

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low


20110613

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM1,2 (1/4)**


Size A3	Document Number	Rev
	<b>Janus HSW 40/50/70</b>	<b>A00</b>
Date: Friday, February 07, 2014	Sheet 78	of 104



**Frame Buffer Partition A-Lower Half**




**FBCLK Termination place on VRAM side**




Layout Note: Place in the end.


Place close VRAM3 VDD ball




Place close VRAM4 VDD ball




Place close VRAM3 VDDQ ball





Place close VRAM4 VDDQ ball






<Core Design>


			<b>Wistron Corporation</b>		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>GPU-VRAM5,6 (3/4)</b>					
Size	Document Number				Rev
A3	<b>Janus HSW 40/50/70</b>				<b>A00</b>
Date:	Friday, February 07, 2014			Sheet	80 of 104



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>GPU-VRAM7,8 (4/4)</b>			
Size	Document Number		Rev
A3	<b>Janus HSW 40/50/70</b>		<b>A00</b>
Date:	Friday, February 07, 2014	Sheet	81 of 104






PU8203, PU8205, PU8207 and PU8209 manually change to 84.SRA12.037

N15V\_GM\_S  
Config D  
Design Current=33.5A  
56.65A <OPC< 66.7A

Component	N15V-GM-S Config D	N15-GM-S Config B
R1 (PR8222)	27K 64.27025.60L	20K 64.20025.60L
R2 (PR8204)	7.5K 64.75015.60L	20K 64.20025.60L
R3 (PR8208)	0 63.80034.10L	2K 64.20015.60L
R4+R5 (PR8209)	7.37K 64.78715.60L	18K 64.18025.60L
C (PC8223)	5.6pF 78.56222.2FL	2.7pF 78.27224.2FL

PWM-VID Specification	Config A	Config B	Config C	Config D
Vmin	0.5	0.5	0.5	0.5
Vmax	1.2	1.2	1.15	1.15
Vboot	0.875	0.9	0.9	1.028
Voltage Step Vstep	mV 6.25	6.25	25	12.5
Number of Voltage Levels N	level 96	96	20	20
PWM Frequency F <sub>min</sub>	MHz 1.125	0.676	0.676	0.676
PWM Minimum Pulse Width T <sub>min</sub>	ns 9.26	74	74	74
VID Transient Time T	<-100	<-100	<-100	<-100
Component Value				
R1 (1k)	KΩ 39	20	39	27
R2 (1k)	KΩ 39	20	30	7.5
R3 (1k)	KΩ 1.5	2	3	0
R4 (1k)	KΩ 30	18	24	6.2
R5 (1k)	KΩ 1.5	0	3	1.74
C	nF 1.5	2.7	1.8	5.6

I/P cap: 10u 25V K0805 X5R/ 78.10622.51L  
 Inductor: CHIP CHORE 0.22UH PCMC104T-R22/ 1mohm/ Isat =60A rms /68.R2210.10C  
 O/P cap: CHIP CAP EL 330U 2.5V M6.3\*4.4 Chemi-con/79.3371V.6CL  
 H/S: SIRA14DP-T1-GE3 / 6.8mohm/8.5mOhm4.5Vgs/ 84.A14DP.037  
 L/S: SIRA06DP-T1-GE3 / 2.75mohm/3.5mOhm4.5Vgs/ 84.SRA06.037





(Blanking)


<Core Design>




Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Janus HSW 40/50/70</b>	<b>A00</b>
Date: Friday, February 07, 2014	Sheet 84 of	104

(Blanking)

<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Janus HSW 40/50/70</b>	Rev <b>A00</b>
Date: Friday, February 07, 2014	Sheet 85	of 104

# SSID = Mechanical



# SSID = EMI

Mind the voltage rating of the caps.



<Core Design>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**UNUSED PARTS/EMI Capacitors**

Size A3	Document Number <b>Janus HSW 40/50/70</b>	Rev <b>A00</b>
Date: Friday, February 07, 2014	Sheet 86	of 104


(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Janus HSW 40/50/70</b>	<b>A00</b>
Date: Friday, February 07, 2014	Sheet 87	of 104

(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Janus HSW 40/50/70</b>	<b>A00</b>
Date: Friday, February 07, 2014	Sheet 88	of 104

**(Blanking)**

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)Finger Print**

Size A4	Document Number <b>Janus HSW 40/50/70</b>	Rev <b>A00</b>
------------	--	-------------------

Date: Friday, February 07, 2014 Sheet 89 of 104



(Blanking)

<Core Design>

	<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	---


Title **Free Fall Sensor**

Size A3	Document Number <b>Janus HSW 40/50/70</b>	Rev <b>A00</b>
------------	--	-------------------

Date: Friday, February 07, 2014 Sheet 90 of 104


(Blanking)


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Janus HSW 40/50/70</b>	<b>A00</b>
Date: Friday, February 07, 2014	Sheet 91 of 104	1


(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Janus HSW 40/50/70</b>	<b>A00</b>
Date: Friday, February 07, 2014	Sheet 92 of 104	1



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Express Card</b>			
Size	Document Number	Rev	
A3	<b>Janus HSW 40/50/70</b>	A00	
Date: Friday, February 07, 2014		Sheet 93	of 104

(Blanking)


<Core Design>



Title		
<b>LVDS Switch</b>		
Size	Document Number	Rev
A3	<b>Janus HSW 40/50/70</b>	<b>A00</b>
Date: Friday, February 07, 2014		
Sheet 94 of		104


(Blanking)

<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>CRT Switch</b>			
Size	Document Number	Rev	
A3	<b>Janus HSW 40/50/70</b>	<b>A00</b>	
Date:	Friday, February 07, 2014	Sheet	95 of 104

**SSID = XDP**


**CPU XDP**



<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <p style="text-align: center;"><b>CPU/PCH XDP</b></p>	
Size A4	Document Number <p style="text-align: center;"><b>Janus HSW 40/50/70</b></p>		Rev <p style="text-align: right;"><b>A00</b></p>
Date: Friday, February 07, 2014		Sheet 96	of 104

# Shark Bay Platform Power Sequence




## (DC mode)

Red Words: Controlled by RC GPIO




## N14P-GT Power-Up/Down Sequence








# Wistron SHARK BAY POWER UP SEQUENCE DIAGRAM




- 1 2 3a 4 4a 4b 5 6 7 8 9 10 11 12




# PCH SMBus Block Diagram




# KBC SMBus Block Diagram




# CLK Block Diagram



# Thermal Block Diagram



# Audio Block Diagram



<Core Design>



5

4

3

2

1

VERSION	DATA	PAGE	Change Item
---------	------	------	-------------

D

D

C

C

B

B

A

A

<Core Design>



Title		
<b>Change History</b>		
Size	Document Number	Rev
A3	<b>Janus HSW 40/50/70</b>	<b>A00</b>
Date:	Friday, February 07, 2014	Sheet 104 of 104

5

4

3

2

1