

Arsenal DJ1 Discrete Schematics Document

Arrandale

Intel PCH

2010-05-03

REV : A01

DY : Nopop Component

PARK : Pop when schematic is PARK-LP Component


M92 : Pop when schematic is M92-LP Component

DISCRETE PARK



DJ1 Discrete Block Diagram

Project code : 91.4EK01.001
 PCB P/N : 48.4EK01.021
 Revision : 09259-1



CPU DC/DC	
ISL62882 47,48	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE
SYSTEM DC/DC	
TPS51218 49	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VTT
SYSTEM DC/DC	
RT8205BGQW 46	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW +15V_ALW
SYSTEM DC/DC	
RT8207GQW 50	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF
SYSTEM DC/DC	
APL5930KAI 88	
INPUTS	OUTPUTS
+1.5V_SUS	+1.1V_RUN
VGA	
RT8208BGQW 86	
INPUTS	OUTPUTS
+PWR_SRC	+VCC GFX_CORE
MAXIM CHARGER	
BQ24745	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC
SYSTEM DC/DC	
APL5930 51	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN +1.8V_DELAY
SYSTEM DC/DC	
Switches 42	
INPUTS	OUTPUTS
+1.5V_SUS +5V_ALW +3.3V_ALW	+1.5V_RUN +5V_RUN +3.3V_RUN
PCB LAYER	
L1: Top	
L2: VCC	
L3: Signal	
L4: Signal	
L5: GND	
L6: Bottom	



<http://hobi-elektronika.net>

DISCRETE PARK

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size A3	Document Number	Rev A01
Date: Thursday, May 06, 2010		Sheet 2 of 92



<http://hobi-elektronika.net>


DISCRETE PARK

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Power Block Diagram**

Size: A3	Document Number: Arsenal DJ1 Discrete	Rev: A01
Date: Thursday, May 06, 2010	Sheet 3 of 92	

PCH SMBus Block Diagram




KBC SMBus Block Diagram




<http://hobi-elektronika.net>

Thermal Block Diagram



Audio Block Diagram



<http://hobi-elektronika.net>

PCH Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#/GPIO51	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIe Routing

LANE2	MiniCard WLAN
LANE3	LAN

USB Table

USB	
Pair	Device
0	USB0 (I/O Board)
1	X
2	USB2
3	USB3
4	X
5	WLAN (I/O Board)
6	X
7	X
8	X
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	X
13	X

<http://hobi-elektronika.net>


Processor Strapping

Calpella Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

DISCRETE PARK

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Table of Content			
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01	
Date: Thursday, May 06, 2010	Sheet 6	of	92



DISCRETE PARK


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCIE/DMI/FDI)**



Size: Document Number **Arsenal DJ1 Discrete** Rev **A01**

Date: Thursday, May 06, 2010 Sheet 8 of 92










SSID = CPU



Processor Compensation Signals



	R919	R920
S3 circuit	1.1k	0.75k
Normal	1.27k	3k



DISCRETE PARK

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (THERMAL/CLOCK/PM)**

Size: **Arsenal DJ1 Discrete**


Date: Thursday, May 06, 2010

Sheet 9 of 92

Rev **A01**

<http://hobi-elektronika.net>
A00 10.03.25 change to ZZ.00PAD.Q81

SSID = CPU



<http://hobi-elektronika.net>

DISCRETE PA (GP)


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DDR)**


Size: Document Number: **Arsenal DJ1 Discrete** Rev: **A01**

Date: Thursday, May 06, 2010 Sheet 10 of 92


SSID = CPU




PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled




CFG3 - PCI-Express Static Lane Reversal	
CFG3	1:Normal Operation 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port



CFG7(Reserved) - Temporarily used for early Clarkfield samples.	
CFG7	Clarkfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.




VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.

SSID = CPU



425302_425302_Calpella_S3PowerReduction_WhitePape
Revision 0.7

Please note that the VTT Rail Values are: Auburndale VTT=1.05V
Clarksfield VTT=1.1V



<http://hobi-elektronika.net>

DISCRETE PARK



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC_GFXCORE)**

Size: Document Number: **Arsenal DJ1 Discrete** Rev: **A01**

Date: Thursday, May 06, 2010 Sheet 13 of 92

SSID = CPU



<http://hobi-elektronika.net>

DISCRETE PARK

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VSS)**

Size: Document Number: **Arsenal DJ1 Discrete** Rev: **A01**

Date: Thursday, May 06, 2010 Sheet 14 of 92

(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 15	of 92

(Blanking)

<http://hobi-elektronika.net>


DISCRETE PARK

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 16	of 92



(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 17	of 92

SSID = PCH



For discrete, DAC_IREF pull down through 1k ohm.
 CRT_IRTN pull down to GND.

<http://hobi-elektronika.net>

DISCRETE PARK





Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (LVDS/CRT/DDI)**

Size: Document Number: **Arsenal DJ1 Discrete** Rev: **A01**




Date: Thursday, May 06, 2010 Sheet 20 of 92

SSID = PCH




BOOT BIOS Strap		
PCI_GNT#1	PCI_GNT#0	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI (Default)

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



Danbury Technology:
Disabled when Low.
Enable when High.

USB	
Pair	Device
0	USB0 (I/O Board)
1	X
2	USB2
3	USB3
4	X
5	WLAN (I/O Board)
6	X
7	X
8	X
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	X
13	X



<http://hobi-elektronika.net>

DISCRETE PARK


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVRAM)**


Size: Document Number: **Arsenal DJ1 Discrete** Rev: **A01**

Date: Thursday, May 06, 2010 Sheet 21 of 92

SSID = PCH



Option to "Disable" clkrun.
Pulling it down will keep the clks running.



<http://hobi-elektronika.net>

DISCRETE PARK


DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (DM I/FDI/PM)**

Size	Document Number	Rev
	Arsenal DJ1 Discrete	A01







Date: Thursday, May 06, 2010 Sheet 22 of 92

SSID = PCH



PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3.3V_ALW.
 PCIECLKRQ{1,2} should have a 10K pull-up to +3.3_RUN

A00 10.02.24



<http://hobi-elektronika.net>

DISCRETE PARK

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title: **PCH (PCI-E/SMBUS/CLOCK/CL)**

Size: Document Number
 Date: Thursday, May 06, 2010

Rev: **A01**
 Sheet: 23 of 92

SSID = PCH

INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs



DISCRETE PARK

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **PCH (SPI/RTC/LPC/SATA/IHDA)**

Size: Document Number **Arsenal DJ1 Discrete** Rev: **A01**

Date: Thursday, May 06, 2010 Sheet 24 of 92

<http://hobi-elektronika.net>

SSID = PCH



<http://hobi-elektronika.net>

DISCRETE PARK



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (VSS)**

Size	Document Number	Rev
	Arsenal DJ1 Discrete	A01

Date: Thursday, May 06, 2010 Sheet 28 of 92








(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 29	of 92

SSID = AUDIO



DISCRETE PARK

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taippei Hsien 221, Taiwan, R.O.C.

Title: **Audio Codec 92HD79B1**

Size: Custom Document Number: **A01**

Date: Thursday, May 06, 2010 Sheet 30 of 92

(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK



Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 31	of 92

(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK




Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 33 of	92

(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 34	of 92

(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 35 of 92	

(Blanking)

<http://hobi-elektronika.net>


DISCRETE PARK

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 36 of 92	

(Blanking)

<http://hobi-elektronika.net>


DISCRETE PARK

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 38	of 92

SSID = Thermal

1. Place near CPU and PCH.


Layout notice :
Both DN1 and DP1 routing 10 mil trace width and 10 mil spacing.



81 VGA_THERMDC >>>

2. VGA Sensor

Layout notice :
Both VGA_THERMDA and VGA_THERMDC routing 10 mil trace width and 10 mil spacing.





3. HW T8 sensor

Layout notice :
Both DN3 and DP3 routing 10 mil trace width and 10 mil spacing.



GND = Channel 1
OPEN = Channel 3
+3.3V = Disabled

32K suspend clock output



GND = Internal Oscillator Selected
+3.3V = External 32.768kHz Clock Selected

TRIP_SET Pin Voltage
 $V_DEGREE = ((Degree - 75) / 21)$

T8 shutdown is set 88 deg-C.
A00 10.02.24

<http://hobi-elektronika.net>

DISCRETE PARK

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/Fan Controller EMC2102**

Size	Document Number	Rev
Custom	Arsenal DJ1 Discrete	A01
Date:	Thursday, May 06, 2010	Sheet 39 of 92

(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK



Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 40 of 92	

(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK



Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 41	of 92

(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK



Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 43 of	92

(Blanking)

<http://hobi-elektronika.net>


DISCRETE PARK


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 44 of 92	

(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 45 of 92	



Design Current = 8.12A
10.56A-OCP<13.6A

Design Current = 7.3A
9.49A-OCP<12.41A

I/P cap: 10u 25V K1206 X5R/ 78.10622.52L
Inductor: 3.3uH PCMB104T-3R3MS Cynotec 10.8mohm/11.8mohm Isat =16Arms 68.3R310.20C
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC_TOKIN/77.C2271.00L
O/P cap: 100U 6.3V TEP5LB20J107M(45)BR 45mohm 1.374Arms NEC_TOKIN/77.C1071.081
H/S: FDS5884 SO-8/ 23mohm/30mohm@4.5Vgs/ 84.0884.037
L/S: FDS6690AS SO-8/ 12mohm/15mohm@4.5Vgs/ 84.06690.E37

I/P cap: 10u 25V K1206 X5R/ 78.10622.52L
Inductor: 2.2uH PCMC063T-2R2MN Cynotec 18mohm/20mohm Isat =14Arms 68.2R210.20B
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC_TOKIN/77.C2271.00L
O/P cap: 100U 6.3V TEP5LB20J107M(45)BR 45mohm 1.374Arms NEC_TOKIN/77.C1071.081
H/S: FDS5884 SO-8/ 23mohm/30mohm@4.5Vgs/ 84.0884.037
L/S: FDS6690AS SO-8/ 12mohm/15mohm@4.5Vgs/ 84.06690.E37

TPS51125:

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

RT2058:

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz

SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only


EN0	Open	820k to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

<http://hobi-elektronika.net>

DISCRETE PARK

DELL Wistron Corporation
21F, 8F, Sec 1, Hsin Tai Wu Rd, Hsueh, Taipei Hsien 221, Taiwan, R.O.C.

File: **TPS51125_5V/3D3V**
Size: Document Number
Date: Thursday, May 06, 2010 Sheet 46 of 92



<http://hobi-elektronika.net>



Intel support POC (power on current).

DISCRETE PARK

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL62883 CPU CORE**

Size: A3	Document Number: Berry	Rev: A01
Date: Thursday, May 06, 2010		
Sheet 47 of 92		




<http://hobi-elektronika.net>

DISCRETE PARK


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL62883 CPU CORE**

Size: A3	Document Number: Berry	Rev: A01
Date: Thursday, May 06, 2010		Sheet 48 of 92



TPS51218 for +1.05V_VTT




Frequency setting	
470K	-->290KHz
200K	-->340KHz
100K	-->380KHz
39K	-->430KHz

$$V_{out} = 0.704V * (R1 + R2) / R2$$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.6mohm/1.8mohm Isat=25Arms 68.R5610.10D
 O/P cap: 330U 2.5V EEPFX0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01
 H/S: S17686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
 L/S: S1R46DP/ POWERPAK-8/ 2.6mOhm/3.2mohm@4.5Vgs/ 84.00164.037

<http://hobi-elektronika.net>

SSID = PWR.Plane.Regulator_1p5v0p75v



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5uH PCMC104T-1R5 Cynotec DCR:3.8mohm Isat=33Arms 68.1R510.10J
 O/P cap: 220U 2V EEPFCXD221ER 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
 H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
 L/S: SIr460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037
 Switching freq->400KHz

425302_425302_Calpella_S3PowerReduction_WhitePape
 Revision 0.7

Design Current = 10.51A
 13.66A < OCP < 17.88A

Close to VFB Pin (pin5)

DISCRETE PARK

Wistron Corporation
 21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsichü,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51116 +1.5V SUS**

Size: Document Number
 Customer: **Arsenal DJ1 Discrete** Rev: **A01**

Date: Thursday, May 06, 2010 Sheet 50 of 92


SSID = PWR.Plane.Regulator_1p8v

APL5930 for +1.8V_RUN



SSID = PWR.Plane.Regulator_1p8v

APL5930 for +1.8V_DELAY



DISCRETE PARK

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
APL5930 +1.8V RUN		
Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	A01
Date:	Thursday, May 06, 2010	Sheet 51 of 92

<http://hobi-elektronika.net>

(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 52 of 92	

(Blanking)



<http://hobi-elektronika.net>

DISCRETE PARK

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 53 of 92	


SSID = VIDEO

LVDS CONNECTOR




SSID = Inverter

INVERTER POWER



SSID = VIDEO

LCD POWER



DISCRETE PARK

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.










Title
LCD/Inverter Connector

Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 54 of	92

SSID = VIDEO

Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



<http://hobi-elektronika.net>

DISCRETE PARK

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CRT Connector		
Size	Document Number	Rev
	Arsenal DJ1 Discrete	A01
Date:	Thursday, May 06, 2010	Sheet 55 of 92

(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 56 of 92	

(Blanking)

<http://hobi-elektronika.net>


DISCRETE PARK

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
HDMI		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 57 of 92	

SSID = User.Interface

SSID = Thermal

Fan Connector



<http://hobi-elektronika.net>


DISCRETE PARK




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title ITP/Fan Connector		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 58	of 92

SATA HDD Connector



ODD Connector



22.10300.811
22.10300.471

<http://hobi-elektronika.net>


DISCRETE PARK




Title HDD/ODD		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 59	of 92

SSID = AUDIO


Speaker Connector




LINE1 OUT



MIC IN



Internal Microphone



<http://hobi-elektronika.net>

DISCRETE PARK

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio Jack

Size A3 Document Number **Arsenal DJ1 Discrete** Rev **A01**

Date: Thursday, May 06, 2010 Sheet 60 of 92

(Blanking)


<http://hobi-elektronika.net>

DISCRETE PARK


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 61 of 92	

SSID = Flash.ROM

SPI FLASH ROM (32M bits) for PCH




SPI FLASH ROM (2M bits) for KBC



SSID = RBATT

RTC Connector



62.70001_011 <http://hobi-elektronika.net>

DISCRETE PARK


DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Flash/RTC**








Size: A3	Document Number: Arsenal DJ1 Discrete	Rev: A01
Date: Thursday, May 06, 2010	Sheet: 62	of: 92

SSID = USB

IO Board USB Power



Right USB Power



22.10254.451

DISCRETE PARK



Title			USB		
Size	Document Number				Rev
	Arsenal DJ1 Discrete				A01
Date:	Thursday, May 06, 2010	Sheet	63	of	92

<http://hobi-elektronika.net>

(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK




Title		
Reserved		
Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	A01
Date:	Thursday, May 06, 2010	Sheet 64 of 92

(Blanking)


<http://hobi-elektronika.net>

DISCRETE PARK


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 65 of 92	

SSID = User.Interface


Battery LED



HDD LED



BREATHE PWR LED (Front)



<http://hobi-elektronika.net>

DISCRETE PARK




Title LED		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 66	of 92

(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 67 of	92




<http://hobi-elektronika.net>

DISCRETE PARK



Title			Hall Sensor		
Size	Document Number			Rev	
A3	Arsenal DJ1 Discrete			A01	
Date:	Thursday, May 06, 2010	Sheet	69	of	92



<http://hobi-elektronika.net>



DISCRETE PARK





Title		
Reserved		
Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	A01
Date: Thursday, May 06, 2010	Sheet 70 of 92	

SSID = SDIO

SD/XD/MS Card Reader



20.I0109.001
20.I0081.011



<http://hobi-elektronika.net>

DISCRETE PARK



Title CARD Reader CONN		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 71	of 92

(Blanking)

<http://hobi-elektronika.net>


DISCRETE PARK




Title		
RESERVED		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 72 of 92	

SSID = User.Interface

Bluetooth Module conn.



20.F0987.014



<http://hobi-elektronika.net>

DISCRETE PARK

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Bluetooth**

Size: A3	Document Number: Arsenal DJ1 Discrete	Rev: A01
Date: Thursday, May 06, 2010	Sheet 73 of 92	

(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK




Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 74 of 92	


(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 75	of 92

SSID = PWR.Support



20.F1563.060

<http://hobi-elektronika.net>

DISCRETE PARK



Title		
IO Board Connector		
Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	A01
Date:	Thursday, May 06, 2010	Sheet 76 of 92

(Blanking)

<http://hobi-elektronika.net>

DISCRETE PARK



Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 77 of 92	1


(Blanking)

<http://hobi-elektronika.net>





DISCRETE PARK



Title		
Reserved		
Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 78	of 92



A00 10.03.23








A01 10.05.03

A00 10.03.09 Remove HBT1

A00 10.03.15

A00 10.04.01



<http://hobi-elektronika.net>

DISCRETE PARK


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**

Size: A3	Document Number: Arsenal DJ1 Discrete	Rev: A01
Date: Thursday, May 06, 2010	Sheet: 79	of 92

SSID = VIDEO

PCIE_MTX_GRX_P[0..15] << PCIE_MTX_GRX_P[0..15] 8
 PCIE_MTX_GRX_N[0..15] << PCIE_MTX_GRX_N[0..15] 8
 PCIE_MRX_GTX_P[0..15] >> PCIE_MRX_GTX_P[0..15] 8
 PCIE_MRX_GTX_N[0..15] >> PCIE_MRX_GTX_N[0..15] 8



<http://hobi-elektronika.net>

DISCRETE PARK




Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VGA PCIE(1/4)**

Size: **A3** Document Number: **Arsenal DJ1 Discrete** Rev: **A01**

Date: Thursday, May 06, 2010 Sheet 80 of 92

SSID = VIDEO




SSID = VIDEO

(0.5 * VDDR1) (for SSTL-1.8/SSTL-2/DDR2)
 (0.7 * VDDR1) (for GDDR3/GDDR4)


Park-S3 M92-SX

DIVIDER RESISTORS	DDR2/3	DDR2/3
MVREF TO 1.8V	40.2R	100R
MVREF TO GND	100R	100R




Designator	For M9X-S2	For Park-S3
R_MEM_1	DNI	10K
R_MEM_2	OR/Short	51R
R_MEM_3	2.2K	DNI
C_MEM	2.2nF	68pF

MEMORY INTERFACE



RDQSA0 and WDQSA0 = differential pair
 RDQSA1 and WDQSA1 = differential pair
 RTC



ATI RESERVED CONFIGURATION STRAPS
 ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESE


GPIO3 , H2SYNC , V2SYNC

PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESE

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x000	ST Microelectronics	M25P05A	0100
256MB	x001		M25P10A	0101
64MB	x010		M25P20	0101
32MB	x		M25P40	0101
512MB	x		M25P80	0101
1GB	x	Chingis (formerly PMC)	Fm25LV512A	0100
2GB	x		Fm25LV010A	0101
4GB	x			

STRAPS	PIN	DESCRIPTION
TX_PWRS_ENB (Internal PD)	GPIO0	Transmitter Power Savings Enable V 0= 50% Tx output swing 1= Full Tx output swing
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable V 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled
BIF_GEN2_EN_A	GPIO2	V0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s
BIF_CLK_PM_EN	GPIO8	V0= Disable CLKREQ# power management capability 1= Enable CLKREQ# power management capability
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size
BIOS_ROM_EN (Internal PD)	GPIO_22_ROMCSB	Enable external BIOS ROM device V 0= Disable external BIOS ROM device 1= Enable external BIOS ROM device
AUD[1] (Internal PD)	VGA_HSYNC	AUD[1:0] V00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI

STRAPS	PIN	DESCRIPTION
MEM_TYPE (Internal PD)	DVDPDATA(2,0)	MEMORY TYPE, MAKE AND SIZE INFO 00 - gDDR3 64Mx16 Hynix 01 - gDDR3 64Mx16 Samsung V 10 - gDDR3 128Mx16 Hynix 11 - gDDR3 128Mx16 Samsung



DISCRETE PARK

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File # **VGA MEMORY/STRAPS(4/4)**

Size **C** Document Number **Arsenal DJ1 Discrete** Rev **A01**





Date: Thursday, May 06, 2010 Sheet 83 of 92

SSID = VIDEO

Place blow decoupling caps close VDD pin.



Place blow decoupling caps close VDD pin.



<http://hobi-elektronika.net>

DISCRETE PARK


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM (1/2)**





Size	Document Number	Rev
Custom	Arsenal DJ1 Discrete	A01
Date: Thursday, May 06, 2010	Sheet 84 of	92

SSID = VIDEO

Place blow decoupling caps close VDD pin.



Place blow decoupling caps close VDD pin.



<http://hobi-elektronika.net>

DISCRETE PARK


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM (2/2)**

Size	Document Number	Rev
Custom	Arsenal DJ1 Discrete	A01

Date: Thursday, May 06, 2010 Sheet 85 of 92

APL5930KAI for +1.1V_RUN



<http://hobi-elektronika.net>


DISCRETE PARK

DELL			Wistron Corporation		
			<small>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>		
Title					
APL5930 +1.1V_RUN					
Size	Document Number				Rev
C	Arsenal DJ1 Discrete				A01
Date: Thursday, May 06, 2010		Sheet 88		of 92	

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	47	2010/01/04	Wistron	CPU core power was two phase	Remove PC4766	
2	81 82 83	2010/01/04	Wistron	M92/ PARK switch	ADD RN8102, R8104, R8105, R8201, L8202, L8212, C8203 R8310, R8311, R8312 Connect Ball L17 to +1.5V_RUN_GPU and Ball L16 to GND	X01 X01
3	81	2010/01/04	ATI	Modify Park to Normal mode	PD R8132 to GND	X01
4	87	2010/01/04	Wistron	Derect connect +1.5V_RUN to +1.5V_RUN_GPU.	Change +1.5V_SUS power rail to +1.5V_RUN ADD R8701, R8702 NOPOP U4202, C4203, C4204, R4209, R4208 Q4203, R4215, Q4206	X01
5	80 81 82 83 84	2010/01/04	Wistron	BOM Control	PARK: POP R8003, RN8102, R8104, R8105, C8134, C8135, C8136 C8128, C8129, C8130, L8108, L8109, C8131, C8132, C8133 L8107, C82127, C82129, C82125, C82130, L8213, L8214 R8209, L8211, R8313, C8306, C8307, R8332, R8333, R8308 , R8304, R8305, R8307, R4212 M92: POP R82011, C8203, L8202, L8212, R8310, R8311, R8312 R4211, R4213, Q4204, Q4205	X01
6	37 62	2010/01/05	Wistron	Improve BIOS data loss issue.	ADD U3702 circuit POP R6210 NOPOP R6203	X01
7	87 88	2010/01/05	Wistron	M92/Park Co-lay to use 1.1V_RUN LDO.	ADD PU9002 LDO circuit Remove U8703 MOSFET circuit	X01
8	59	2010/01/06	Wistron	Suyin ODD connect PT build SMT issue	Change to 22.10300.811	X01
9	7 46 60 79 86	2010/01/06	Wistron	EMI requirement	Pop EC7932, EC7960, EC7933, EC7928, EC7931, EC7929, EC7901 , EC7926, PC8911, PC4610, EC7927, EC7962, EC7955, PC4616, EC7956, EC7923, EC7921, EC7902, PC4619, EC6001, EC6002, EC6003, EC6004, EC703	X01
10	62	2010/01/07	Wistron	Change RTC battery connect drawing from Coxoc to Foxconn by SMT issue	Change to 62.70001.011	X01
11	24	2010/01/07	Wistron	Schematic could not PD this pin	Package ball name: AY3 NC	X01
12	39	2010/02/24	Wistron	T8 shutdown is set 88 deg-C.	Change R3915 to 64.28015.6DL	A00
13	37	2010/02/24	Wistron	Change MB VERSION ID and GPU table	POP R3723, R3722 NOPOP R3725 Remove R3724, R3727	A00
14	37	2010/02/24	Wistron	Power bottom delay issue	NOPOP Reset IC U3702	A00

<http://hobi-elektronika.net>

DISCRETE PARK




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Change History

Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 89	of 92

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
15	32 54	2010/03/09	Wistron	EMI requirement	ADD TR3201, TR5401	A00
16	79	2010/03/09	Wistron	ME requirement	Remove HBT1	A00
17	09	2010/03/09	Wistron	S3 Power Reduction requirement	POP U927, R2114, R977 NOPOP R978	A00
18	09	2010/03/09	Wistron	DDR3_DRAMRST# drop issue	ADD C903	A00
19	79	2010/03/09	Wistron	Change page83 DIVIDER RESISTORS table		A00
20	37	2010/03/15	Wistron	Support RCID function schematic when pop Q3706	ADD Q3706	A00
21	46	2010/03/15	Wistron	Operation Mode Select to Diode Emulation Mode	POP PR4619 NOPOP PR4618	A00
22	79	2010/03/15 2010/05/03	Wistron	EMI requirement	Reserve Pad C7901, C7902, C7903	A00
23	54	2010/03/15	Wistron	LCD VDD power	ADD C5412 ,change C5410 from 0.1uf to 1uf	A00
24	46 47 50 88	2010/03/16	Wistron	Change 0 ohm to short pad	R2114, R4218, PR4620, PR4616, PR4619, PR4706, PR4708, PR4713, PR4718, PR4722, PR4732, PR4738, PR4744, PR4755, PR4764, PR4704, PR4703, PR4707, PR4711, PR4784, PR4790, PR4784, PR4776, PR5002, PR9007, R3751	A00
25	47 49 50 89	2010/03/16	Wistron	change to 2.7Kohm for CPU_CORE load/line setting. change to 1.4Kohm for CPU_CORE OCP setting. change to 1ohm for boost resister. change to 73.2Kohm for 1.05V OCP setting. change to 8.2Kohm for 1.5V OCP setting. change to 8.45Kohm for VGA_CORE OCP setting.	PR4705 change to 2.7Kohm PR4727 change to 1.4Kohm PR4901 change to 1ohm PR4902 change to 73.2Kohm PR5007 change to 8.2Kohm . PR8905 change to 8.45Kohm	A00
26	46 48 49 50 86	2010/03/16	Wistron	Power requirement	Change PL4814, PL4817 from 68.R3610.10M to 68.R3610.10T Change PL4602 from 68.2R21B.10A to 68.2R210.20Q Change PL8601 from 68.2R210.20B to 68.2R210.20Q Change PL4601 from 68.3R31A.10W to 68.3R310.20I Change PTC4602 from 77.23371.12L to 77.C2271.00L Change from 68.R5610.10D to 68.R5610.20I Change PL5001 from 68.1R510.10J to 68.1R510.20I	A00
27	63	2010/03/17	Wistron	USB Enable pin signal issue remove UPI vendor	Change U6302, U6301 to GMT symbo	A00
28	42	2010/03/17	Wistron	Change symbo from VISHAY to AOL	Modify U4204	A00
29	48 49 50	2010/03/18	Wistron	Power requirement	Change PQ4840 PQ4833 PU4902 PU5003 from 84.07686.A37 to 84.07686.037	A00
30	12 18 19	2010/03/24	Wistron	PSE issue, Layout routing	Remove C1219, C1211, C1803, C1804, C1809, C1905, C1911, C1912 DISCRETE PARK	A00
31	09	2010/03/25	Wistron	XDP1 change to ZZ.00PAD.Q81		


<http://hobi-elektronika.net>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Change History			
Size A3	Document Number Arsenal DJ1 Discrete	Date: Thursday, May 06, 2010	Rev A01
Date: Thursday, May 06, 2010		Sheet 90	of 92

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
32	79	2010/05/03	Wistron	EMI requirement	POP C7901,C7902,C7903,C7904,C7905,R7901,R7902,R7903,R7904,R7905,R7906,R7910	A01

<http://hobi-elektronika.net>

DISCRETE PARK



Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **Change History**

Size A3	Document Number Arsenal DJ1 Discrete	Rev A01
Date: Thursday, May 06, 2010	Sheet 91 of	92

DJ1 Calpella Discrete-Power Up Sequence




(AC mode)

red word: KBC GPIO



(DC mode)

red word: KBC GPIO



<http://hobi-elektronika.net>